

**LAMPIRAN**

```

uses newdelay,crt;
const pa=$300; {inisialisai PPI}
    pb=$301;
    pc=$302;
    pcw=$303;
    cw=$98;

var data,status:byte; {identifikasi variabel}
    s:integer;
    busy:boolean;
    suhu: real;
    tegangan:real;
    tom:char;

begin
clrscr;

TEXTCOLOR(11);
GOTOXY(18,5);writeln('TERMOMETER DIGITAL DENGAN TAMPILAN
KOMPUTER');
gotoxy(18,6);writeln('-----');
gotoxy(20,8);write('Set suhu untuk mematikan pemanas=');readln(s);
port[pcw]:=cw; {set control word}
repeat
    port[pc]:=$02;{set PC1 untuk read='1' dan PC0 untuk write='0'
                pada ADC}
    port[pc]:=$03; {set PC1 untuk read='1' dan PC0 untuk write='1'
                pada ADC}

repeat
status:=(port[pc] AND $10);{mengecek interupt pada PC4}
busy:=(status=$01);

until not (busy);
port[pc]:=$01;{baca data pad port A}
data:=port[pa];
suhu:= ( data*0.69736421) +26;{konversi data ke suhu}

```

```
delay(2);
```

```
Port[pc]:=$03;{start konversi lagi}
```

```
textcolor(11);
```

```
textcolor(7);gotoxy(30,10);writeln('DATA:',DATA:3);
```

```
GOTOXY(30,13);writeln('TEMPERATUR:',suhu:3:0);
```

```
textcolor(11);
```

```
gotoxy(19,17);writeln('-----');
```

```
if s<=suhu then {jika input lebih kecil dari suhu maka port B
```

```
begin          high}
```

```
port[pb]:=$1;
```

```
textcolor(4+blink);
```

```
gotoxy(20,20);writeln('pemanas mati');
```

```
end
```

```
else {jika tidak maka pemanas hidup}
```

```
port[pb]:=$0;
```

```
if keypressed then tom:=readkey;
```

```
until tom=#27;
```

```
end.
```

For an application with a 12-bit A/D converter with a 10V full scale to a 1/2LSB error maximum:

$$f_{max} = \frac{2^{-(12+1)}}{\pi (0.5 \times 10^{-9})} = 77.7\text{kHz}$$

Track-to-hold offset is caused by the transfer of charge to the holding capacitor via the gate capacitance of the switch when switching into hold. Since the gate capacitance couples the switch-control voltage applied to the gate on to the hold capacitor, the resulting track-to-hold offset is a function of the logic level applied to the gate and the change in the gate capacitance over temperature.

#### HOLD MODE

In the hold mode there are two important specifications that must be considered; feedthrough and the droop rate. Feedthrough errors appear as an attenuated version of the input at the output while in the hold mode. Hold-Mode feedthrough varies with frequency, increasing at higher frequencies. Feedthrough is an important specification when a track and hold follows an analog multiplexer that switches among many different channels.

Hold-mode droop rate is the change in output voltage per unit of time while in the hold mode. Hold mode droop originates as leakage from the hold capacitor, of which the major leakage current contributors are switch leakage current and bias current. The rate of voltage change on the capacitor  $dV/dt$  is the ratio of the total leakage current  $I_L$  to the hold capacitance  $C_H$ .

$$\text{Droop Rate} = \frac{dV_{OUT}}{dt} \text{ (Volts/Sec)} = \frac{I_L(\text{pA})}{C_H(\text{pF})}$$

For the AD365 in particular:

$$\text{Droop Rate} = \frac{100\text{pA}}{100\text{pF}} = 1\text{V/sec maximum}$$

Additionally the leakage current doubles for every 10°C increase in temperature above 25°C; therefore, the hold-mode droop rate characteristic will also double in the same fashion.

Since a track and hold is used typically in combination with an A/D converter, then the total droop in the output voltage has to be less than 1/2LSB during the period of a conversion. The maximum allowable signal change on the input of an A/D converter is:

$$\Delta V_{max} = \frac{\text{Full Scale Voltage}}{2^{(N+1)}}$$

Once the maximum  $\Delta V$  is determined then the conversion time of the A/D converter ( $T_{CONV}$ ) is required to calculate the maximum allowable  $dV/dt$ :

$$\frac{dV_{max}}{dt} = \frac{10V}{T_{CONV}}$$

The maximum  $\frac{dV_{max}}{dt}$  from the previous equation is the limit not only at 25°C but at maximum expected operating temperature range. Therefore, over the operating temperature range the following criteria must be met ( $T_{OPERATION} - 25^\circ\text{C}$ ) =  $\Delta T$ .

$$\frac{dV_{25^\circ\text{C}}}{dt} \times 2 \left( \frac{\Delta T}{10^\circ\text{C}} \right) \leq \frac{dV_{max}}{dt}$$

#### HOLD-TO-TRACK TRANSITION

The Nyquist theorem states that a band-limited signal which is sampled at a rate at least twice the maximum signal frequency can be reconstructed without loss of information. This means

that a sampled data system must sample, convert and acquire the next point at a rate at least twice the signal frequency. Thus the maximum input frequency is equal to

$$f_{max} = \frac{1}{2(T_{ACQ} + T_{CONV} + T_{AP})}$$

Where  $T_{ACQ}$  is the acquisition time of the sample-to-hold amplifier,  $T_{AP}$  is the maximum aperture time (small enough to be ignored) and  $T_{CONV}$  is the conversion time of the A/D converter.

#### DATA ACQUISITION SYSTEMS

The fast acquisition time of the AD365 when used with a high speed A/D converter allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. The AD365 can be used with a number of different A/D converters to achieve high throughput rates. Figures 23 and 24 show the use of an AD365 with the AD578 and AD574A.




Figure 23. A/D Conversion System, 117.6kHz Throughput, 58.8kHz Max Signal Input




Figure 24. 12-Bit A/D Conversion System, 26.3kHz Throughput Rate, 13.1kHz Max Signal Input

**ANALOG DEVICES**


# Integrated Circuit Precision Instrumentation Amplifier

**AD521**

#### FEATURES

- Programmable Gains from 0.1 to 1000
- Differential Inputs
- High CMRR: 110dB min
- Low Drift:  $2\mu\text{V}/^\circ\text{C}$  max (L)
- Complete Input Protection, Power ON and Power OFF
- Functionally Complete with the Addition of Two Resistors Internally Compensated
- Gain Bandwidth Product: 40MHz
- Output Current Limited: 25mA
- Very Low Noise:  $0.5\mu\text{V p-p}$ , 0.1Hz to 10Hz,  $RTI @ G = 1000$
- Chips are Available

#### AD521 PIN CONFIGURATION



#### PRODUCT DESCRIPTION

The AD521 is a second generation, low cost, monolithic IC instrumentation amplifier developed by Analog Devices. As a true instrumentation amplifier, the AD521 is a gain block with differential inputs and an accurately programmable input/output gain relationship.

The AD521 IC instrumentation amplifier should not be confused with an operational amplifier, although several manufacturers (including Analog Devices) offer op amps which can be used as building blocks in variable gain instrumentation amplifier circuits. Op amps are general-purpose components which, when used with precision-matched external resistors, can perform the instrumentation amplifier function.

An instrumentation amplifier is a precision differential voltage gain device optimized for operation in a real world environment, and is intended to be used wherever acquisition of a useful signal is difficult. It is characterized by high input impedance, balanced differential inputs, low bias currents and high CMR.

As a complete instrumentation amplifier, the AD521 requires only two resistors to set its gain to any value between 0.1 and 1000. The ratio matching of these resistors does not affect the high CMR (up to 120dB) or the high input impedance ( $3 \times 10^9 \Omega$ ) of the AD521. Furthermore, unlike most operational amplifier-based instrumentation amplifiers, the inputs are protected against overvoltages up to  $\pm 15$  volts beyond the supplies.

The AD521 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical "J" grade, the low drift "K" grade, and the lower drift, higher linearity "L" grade are specified from 0 to

$+70^\circ\text{C}$ . The "S" grade guarantees performance to specification over the extended temperature range:  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

#### PRODUCT HIGHLIGHTS

- The AD521 is a true instrumentation amplifier in integrated circuit form, offering the user performance comparable to many modular instrumentation amplifiers at a fraction of the cost.
- The AD521 has low guaranteed input offset voltage drift ( $2\mu\text{V}/^\circ\text{C}$  for L grade) and low noise for precision, high gain applications.
- The AD521 is functionally complete with the addition of two resistors. Gain can be preset from 0.1 to more than 1000.
- The AD521 is fully protected for input levels up to 15V beyond the supply voltages and 30V differential at the inputs.
- Internally compensated for all gains, the AD521 also offers the user the provision for limiting bandwidth.
- Offset nulling can be achieved with an optional trim pot.
- The AD521 offers superior dynamic performance with a gain-bandwidth product of 40MHz, full peak response of 100kHz (independent of gain) and a settling time of  $5\mu\text{s}$  to 0.1% of a 10V step.

# SPECIFICATIONS

(typical @  $V_S = \pm 15V$ ,  $R_L = 2k\Omega$  and  $T_A = 25^\circ C$  unless otherwise specified)

MODEL	AD521JD	AD521KD	AD521LD	AD521SD (AD521SD/883B)
<b>GAIN</b>				
Range (For Specified Operation, Note 1)	1 to 1000	1 to 1000	1 to 1000	1 to 1000
Equation	$G = R_2/R_1$	$G = R_2/R_1$	$G = R_2/R_1$	$G = R_2/R_1$
Error from Equation	(0.11 - 0.04%)	0.1%	0.1%	0.1%
Nonlinearity (Note 2)	0.2% max	0.1%	0.1%	0.1%
Gain Temperature Coefficient	±12.50 ppm/°C	±12.50 ppm/°C	±12.50 ppm/°C	±12.50 ppm/°C
<b>OUTPUT CHARACTERISTICS</b>				
Rated Output	±10V, 10mA min	±10V, 10mA min	±10V, 10mA min	±10V, 10mA min
Output at Maximum Operating Temperature	±10V @ 3mA min	±10V @ 3mA min	±10V @ 3mA min	±10V @ 3mA min
Impedance	0.1Ω	0.1Ω	0.1Ω	0.1Ω
<b>DYNAMIC RESPONSE</b>				
Small Signal Bandwidth (±1dB)				
G = 1	> 2MHz	> 2MHz	> 2MHz	> 2MHz
G = 10	200kHz	200kHz	200kHz	200kHz
G = 100	20kHz	20kHz	20kHz	20kHz
G = 1000	40kHz	40kHz	40kHz	40kHz
Small Signal, 33 1/3% Flatness				
G = 1	75kHz	75kHz	75kHz	75kHz
G = 10	26kHz	26kHz	26kHz	26kHz
G = 100	24kHz	24kHz	24kHz	24kHz
G = 1000	48kHz	48kHz	48kHz	48kHz
Full Peak Response (Note 3)				
Full Peak Response (Note 3)	100kHz	100kHz	100kHz	100kHz
Slew Rate, 1% (V <sub>OL</sub> )	10V/μs	10V/μs	10V/μs	10V/μs
Slewing Time (Any 10V step to within 10mV of Final Value)				
G = 1	7μs	7μs	7μs	7μs
G = 10	5μs	5μs	5μs	5μs
G = 100	10μs	10μs	10μs	10μs
G = 1000	15μs	15μs	15μs	15μs
Differential Overload Recovery (±30V Input to within 10mV of Final Value) (Note 4)				
G = 1000	50μs	50μs	50μs	50μs
Common Mode Step Recovery (30V Input to within 10mV of Final Value) (Note 5)				
G = 1000	10μs	10μs	10μs	10μs
<b>VOLTAGE OFFSET (may be nullified)</b>				
Input Offset Voltage (V <sub>OS</sub> )	1mV max (2mV typ)	1.5mV max (2.5mV typ)	1.0mV max (2.0mV typ)	1.0mV max (2.0mV typ)
vs. Temperature	15μV/°C max (7μV/°C typ)	5μV/°C max (1.5μV/°C typ)	2μV/°C max	2μV/°C max
vs. Supply	3μV/V	3μV/V	3μV/V	3μV/V
Output Offset Voltage (V <sub>OS</sub> )	40mV max (20mV typ)	20mV max (10mV typ)	100mV max	100mV max
vs. Temperature	400μV/°C max (150μV/°C typ)	150μV/°C max (50μV/°C typ)	75μV/°C max	75μV/°C max
vs. Supply (Note 6)	0.005V/V	0.005V/V	0.005V/V	0.005V/V
<b>INPUT CURRENTS</b>				
Input Bias Current (either input)	30nA max	40nA max	30nA max	30nA max
vs. Temperature	1nA/°C max	50nA/°C max	1nA/°C max	1nA/°C max
vs. Supply	2nA/V	2nA/V	2nA/V	2nA/V
Input Offset Current	20nA max	10nA max	20nA max	20nA max
vs. Temperature	250pA/°C max	125pA/°C max	250pA/°C max	250pA/°C max
<b>INPUT</b>				
Differential Input Impedance (Note 7)	3 × 10 <sup>3</sup> Ω ± 10%	3 × 10 <sup>3</sup> Ω ± 10%	3 × 10 <sup>3</sup> Ω ± 10%	3 × 10 <sup>3</sup> Ω ± 10%
Common Mode Input Impedance (Note 8)	6 × 10 <sup>3</sup> Ω ± 10%	6 × 10 <sup>3</sup> Ω ± 10%	6 × 10 <sup>3</sup> Ω ± 10%	6 × 10 <sup>3</sup> Ω ± 10%
Input Voltage Range for Specified Performance (with respect to ground)	±10V	±10V	±10V	±10V
Maximum Voltage without Damage to Unit, Power ON or OFF Differential Mode (Note 9)	±10V	±10V	±10V	±10V
Voltage at either input (Note 9)	V <sub>S</sub> ± 15V	V <sub>S</sub> ± 15V	V <sub>S</sub> ± 15V	V <sub>S</sub> ± 15V
Common Mode Rejection Ratio, DC to 60Hz with 1kΩ source impedance				
G = 1	70dB min (74dB typ)	74dB min (80dB typ)	70dB min (74dB typ)	70dB min (74dB typ)
G = 10	90dB min (94dB typ)	94dB min (100dB typ)	90dB min (94dB typ)	90dB min (94dB typ)
G = 100	100dB min (104dB typ)	104dB min (110dB typ)	100dB min (104dB typ)	100dB min (104dB typ)
G = 1000	110dB min (114dB typ)	114dB min (120dB typ)	110dB min (114dB typ)	110dB min (114dB typ)
<b>NOISE</b>				
Voltage RTO (pp) & 1Hz to 10Hz (Note 10)	√(16G) = 125μV	√(16G) = 125μV	√(16G) = 125μV	√(16G) = 125μV
RMS RTO, 10Hz to 10kHz	√(16G) = 150μV	√(16G) = 150μV	√(16G) = 150μV	√(16G) = 150μV
Input Current, rms, 1μHz to 10kHz	15pA (rms)	15pA (rms)	15pA (rms)	15pA (rms)
<b>REFERENCE TERMINAL</b>				
Resistor Current	3μA	3μA	3μA	3μA
Input Resistance	10kΩ	10kΩ	10kΩ	10kΩ
Voltage Range	±10V	±10V	±10V	±10V
Gain to Output	1	1	1	1
<b>POWER SUPPLY</b>				
Operating Voltage Range	±5V to ±18V	±5V to ±18V	±5V to ±18V	±5V to ±18V
Quiescent Supply Current	5mA max	5mA max	5mA max	5mA max
<b>TEMPERATURE RANGE</b>				
Specified Performance	0 to +70°C	0 to +70°C	0 to +70°C	0 to +70°C
Operating	-25°C to +85°C	-25°C to +85°C	-25°C to +85°C	-25°C to +85°C
Storage	-45°C to +125°C	-45°C to +125°C	-45°C to +125°C	-45°C to +125°C
<b>PACKAGE OPTION<sup>1</sup></b>				
Ceramic (D-14)	AD521JD	AD521KD	AD521LD	AD521SD

NOTES:  
<sup>1</sup> See Section 16 for package outline information.  
<sup>2</sup> Specifications same as AD521JD.  
<sup>3</sup> Specifications same as AD521KD.  
<sup>4</sup> Specifications subject to change without notice.

## Applying the AD521

### NOTES:

- Gains below 1 and above 1000 are realized by simply adjusting the gain setting resistors. For best results, voltage at either input should be restricted to ±10V for gains equal to or less than 1.
- Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output range of ±9 volts. With a combination of high gain and ±10 volt output swing, distortion may increase to as much as 0.3%.
- Full Peak Response is the frequency below which a typical amplifier will produce full output swing.
- Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30V differential input with 15V of common mode voltage, to within 10mV of final value. The test input is a 30V, 10μs pulse at a 1kHz rate. (When a differential signal of greater than 11V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as added thermal time constant, but will not damage the device.)
- Common Mode Step Recovery is the time it takes the amplifier to recover from a 30V common mode input with zero volts of differential signal to within 10mV of final value. The test input is 30V, 10μs pulse at a 1kHz rate. (When a com-

- mon mode signal greater than V<sub>S</sub> - 0.5V is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as an added thermal time constant, but will not damage the device.)
- Output Offset Voltage versus Power Supply Change is a constant 0.005 times the unnullified output offset per percent change in either power supply. If the output offset is nullified, the output offset change versus supply change is substantially reduced.
- Differential Input Impedance is the impedance between the two inputs.
- Common Mode Input Impedance is the impedance from either input to the power supplies.
- Maximum Input Voltage (differential or at either input) is 30V when using ±15V supplies. A more general specification is that neither input may exceed either supply (even when V<sub>S</sub> = 0) by more than 15V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)
- 0.1Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise observed during 2 of 3 separate 10 second periods with the test circuit of Figure 8.

### DESIGN PRINCIPLE

Figure 1 is a simplified schematic of the AD521. A differential input voltage, V<sub>IN</sub>, appears across R<sub>G</sub> causing an imbalance in the currents through Q<sub>1</sub> and Q<sub>2</sub>, ΔI = V<sub>IN</sub>/R<sub>G</sub>. That imbalance is forced to flow in R<sub>S</sub> because the collector currents of Q<sub>3</sub> and Q<sub>4</sub> are constrained to be equal by their biasing (current mirror). These conditions can only be satisfied if the differential voltage across R<sub>S</sub> (and hence the output voltage of the AD521) is equal to ΔI × R<sub>S</sub>. The feedback amplifier, AFB,

performs that function. Therefore,  $V_{OUT} = \frac{V_{IN}}{R_G} \times R_S$  or  $\frac{V_{OUT}}{V_{IN}} = \frac{R_S}{R_G}$ .




Figure 1. Simplified AD521 Schematic

# Use the LM158/LM258/ LM358 Dual, Single Supply Op Amp

National Semiconductor  
Application Note 116  
Jim Sherwin



## INTRODUCTION

Use the LM158/LM258/LM358 dual op amp with a single supply in place of the LM1458/LM1558 with split supply and reap the profits in terms of:

- Input and output voltage range down to the negative (ground) rail
- Single supply operation
- Lower standby power dissipation
- Higher output voltage swing
- Lower input offset current
- Generally similar performance otherwise

The main advantage, of course, is that you can eliminate the negative supply in many applications and still retain equivalent op amp performance. Additionally, and in some cases more importantly, the input and output levels are permitted to swing down to ground (negative rail) potential. Table I shows the relative performance of the two in terms of guaranteed and/or typical specifications.

In many applications the LM158/LM258/LM358 can also be used directly in place of LM1558 for split supply operation.

## SINGLE SUPPLY OPERATION

The LM1458/LM1558 or similar op amps exhibit several important limitations when operated from a single positive (or negative) supply. Chief among these is that input and output signal swing is severely limited for a given supply as shown in Figure 1. For linear operation, the input voltage must not reach within 3 volts of ground or of the supply, and output range is similarly limited to within 3-5 volts of ground or supply. This means that operation with a +12V supply could be limited as low as 2 Vp-p output swing. The LM358 however, allows a 10.5 Vp-p output swing for the same 12V supply. Admittedly these are worst case specification limits, but they serve to illustrate the problem.


TABLE I. Comparison of Dual Op Amps LM1458 and LM358

Characteristic	LM1458	LM358
$V_{IO}$	8 mV Max	7 mV Max
$CMV_i$	24 Vp-p*	0-28.5V*
$I_{IO}$	200 nA	50 nA
$I_{OB}$	500 nA	-500 nA
CMRR	60 dB Min @ 100 Hz 90 dB Typ	85 dB Typ @ DC
$\bar{e}_n @ 1 \text{ kHz}, R_{GEN} 10 \text{ k}\Omega$	45 nV/ $\sqrt{\text{Hz}}$ Typ	40 nV/ $\sqrt{\text{Hz}}$ Typ**
$Z_{IN}$	200 M $\Omega$ Typ	Typ 100 M $\Omega$
$A_{VOL}$	20k Min 100k Typ	100k Typ
$f_c$	1.1 MHz Typ	1 MHz Typ**
PBW	14 kHz Typ	11 kHz Typ**
$dV_o/dt$	0.8V/ $\mu\text{s}$ Typ	0.5V/ $\mu\text{s}$ Typ**
$V_o @ R_L = 10\text{k}/2\text{k}$	24/20 Vp-p*	28.5 Vp-p
$I_{sc}$	20 mA Typ	Source 20 mA Min (40 Typ) Sink 10 mA Min (20 Typ)
PSRR @ DC	37 dB Min 90 dB Typ	100 dB Typ
$I_D (R_L = \infty)$	8 mA Max	2 mA Max

\*From laboratory measurement


\*\*Based on  $V_S = 30\text{V}$  on LM358 only, or  $V_S = \pm 15\text{V}$

\*\*From data sheet typical curves




TLH/7424-1

FIGURE 1. Worst Case Signal Levels with +12V Supply




TLH/7424-2



TLH/7424-3

FIGURE 2. Operating with AC Signals



TLH/7424-4

## AC GAIN

For AC signals the input can be capacitor coupled. The input common mode and quiescent output voltages are fixed at one-half the supply voltage by a resistive divider at the non-inverting input as shown in Figure 2. This quiescent output could be set at a lower voltage to minimize power dissipation in the LM358, if desired, so long as  $V_O \geq V_{IN \text{ pk}}$ . For the LM1458 the quiescent output must be higher,  $V_O \geq 3V + V_{IN \text{ pk}}$  thus, for small signals, power dissipation is much greater with the LM1458. Example: Required  $V_O = V_O \pm 1\text{V}$  pk into 2k,  $V_{SUPPLY} =$  as required. Find quiescent dissipation in load and amplifier for LM1458 and LM358.

LM358	LM1458
$V_O = +1\text{V}$	$V_O = 4\text{V}$
$V_{SUPPLY} = +3.5\text{V}$	$V_{SUPPLY} = 8\text{V}$
$P_{LOAD} = \frac{E_L^2}{R_L} = \frac{1}{2\text{k}} = 0.5 \text{ mW}$	$P_{LOAD} = \frac{4^2}{2\text{k}} = 8 \text{ mW}$
$P_D = V_{S1}I_S + (V_S - V_O)I_L$ $= 3.5\text{V} \times 0.7 \text{ mA} + (3.5 - 1) \frac{1\text{V}}{2\text{k}}$	$P_D = P_D + (V_S - V_O)I_L$ $= 22 \text{ mW} + (8 - 4) \frac{4\text{V}}{2\text{k}}$
$P_D = 2.45 + 1.25 = 3.7 \text{ mW}$	$P_D = 22 + 8 = 30 \text{ mW}$
$P_{TOTAL} = 3.7 + 0.5 = 4.2 \text{ mW}$	$P_{TOTAL} = 30 + 8 = 38 \text{ mW}$
*From typical characteristics	*From typical characteristics

The LM1458 requires over twice the supply voltage and nearly 10 times the supply power of the LM358 in this application.

## INVERTING DC GAIN


Connections and biasing for DC inverting gain are essentially the same as for the AC coupled case. Note, of course, that the output cannot swing negative when operated from a single positive supply. Figure 3 shows the connections and signal limitations.

## NON-INVERTING DC GAIN

The non-inverting gain connection does not require the  $V_O$  biasing as before; the inverting input can be returned to ground in the usual manner for gains greater than unity, (see Figure 4). A tremendous advantage of the LM358 in this connection is that input signals and output may extend all the way to ground; therefore DC signals in the low-millivolt range can be handled. The LM1458 still requires that  $V_{IN} = 3-17\text{V}$ . Therefore maximum gain is limited to  $A_V = (V_O - 3)/3$ , or  $A_V \text{ max} = 5.4$  for a 20V supply. There is no similar limitation for the LM358.

**ZERO T.C. INPUT BIAS CURRENT**

An interesting and unusual characteristic is that  $I_{IN}$  has a zero temperature coefficient. This means that matched resistance is not required at the input, allowing omission of one resistor per op amp from the circuit in most cases.




TL/H/7424-5


FIGURE 3. Typical DC Coupled Inverting Gain

**BALANCED SUPPLY OPERATION**

The LM358 will operate satisfactorily in balanced supply operation so long as a load is maintained from output to the negative supply.




TL/H/7424-6



TL/H/7424-7


\*R1 = ∞ for  $A_V = -1$   
 $A_V \leq 5.4$  for 20V Supply



TL/H/7424-8

\*R1 = ∞ for  $A_V = +1$   
 $A_V$  not limited

FIGURE 4. Typical DC Coupled Non-Inverting Gain



TL/H/7424-9

Crossover (distortion) occurs at  $V_O = V_S \frac{R_F}{R_L + R_F}$

FIGURE 5. Split Supply Operation of LM358

The output load to negative supply forces the amplifier to source some minimum current at all times, thus eliminating crossover distortion. Crossover distortion without this load would be more severe than that expected with the normal op amp. Since the single supply design took notice of this normal load connection to ground, a class AB output stage was not included. Where ground referenced feedback resistors are used as in Figure 5, the required load to the negative supply depends upon the peak negative output signal level desired without exhibiting crossover distortion.  $R_L$  to the negative rail should be chosen small enough that the voltage divider formed by  $R_F$  and  $R_L$  will permit  $V_O$  to swing negative to the desired point according to the equation:

$$R_L = R_F \frac{V_S - V_O}{V_O}$$

$R_L$  could also be returned to the positive supply with the advantage that  $V_O$  max would never exceed  $(V_S^+ - 1.5V)$ . Then with  $\pm 15V$  supplies  $R_{L\ MIN}$  would be  $0.12 R_F$ . The disadvantage would be that the LM358 can source twice as much current as it can sink, therefore  $R_L$  to negative supply can be one-half the value of  $R_L$  to positive supply.

The need for single or split supply is based on system requirements which may be other than op amp oriented. However if the only need for balanced supplies is to simplify the biasing of op amps, there are many systems which can find a cost effective benefit in operating LM358's from single supplies rather than standard op amps from balanced supplies. Of the usual op amp circuits, Table II shows those few which have limited function with single supply operation. Most are based on the premise that to operate from a single supply, a reference  $V_O$  at about one-half the supply be available for bias or (zero) signal reference. The basic circuits are those listed in AN-20.

TABLE II. Conventional Op Amp Circuits Suitable for Single Supply Operation

Application	Limitations
AC Coupled amp	$V_O^+$
Inverting amp	$V_O$
Non-inverting amp	OK*
Unity gain buffer	OK
Summing amp	$V_O$
Difference amp	$V_O$
Differentiator	$V_O$
Integrator	$V_O$
LP Filter	$V_O$
I-V Connector	$V_O$
PE Cell Amp	OK
I Source	$I_{O\ MIN} = \frac{1.5}{R_1}$
I sink	OK
Volt Ref	OK
FW Rectifier	$V_O$ or modified circuit
Sine wave osc	$V_O$
Triangle generator	$V_O$
Threshold detector	OK
Tracking, regulator PS	Not practical
Programmable PS	OK
Peak Detector	OK to $V_{IN} = 0$

\*See AN20 for conventional circuits

\* $V_O$  denotes need for a reference voltage, usually at about  $\frac{V_S}{2}$

OK means no reference voltage required

# LF 355N, LF 356N, LF 357N

## Penguat Operasi Masukan JFET

### (JFET Input Operational Amplifiers)

Penguat-penguat operasi ini memiliki transistor-transistor masukan JFET, dengan arus-arus gelincir dan arus-arus masukan sangat kecil. Keluarannya dirancang untuk beban bersifat kapasitas tinggi tanpa sesuatu persoalan stabilitas.


#### Sifat-sifat tambahan:

- Resistansi masukan sangat tinggi
- Sedikit hanyut oleh perubahan suhu
- Lebarjalur lebar
- Dibolehkan tegangan masukan tinggi sampai  $+V_s$
- Kompensasi frekuensi intern


#### Tarif Maksimum

Tegangan catu	$V_s$	$\pm 18$	V
Tegangan masukan diferensial	$V_{ID}$	$\pm 30$	V
Lama hubungsingkat keluaran	$t_{DSC}$	$\infty$	
Jangkah suhu simpan	$T_s$	$-55 - 125$	$^{\circ}C$
Suhu pertemuan	$T_j$	100	$^{\circ}C$
Resistansi termik antara sistem-udara lingkungan	$R_{th(amb)}$	175	K/W

#### Konfigurasi pena



#### Diagram rangkaian



#### Karakteristik

$V_s = \pm 15$  V,  $T_{amb} = 25$   $^{\circ}C$

		min	typ	max	
Open loop supply current consumption	LF 355 N		2	4	$I_s$ mA
	LF 356 N, LF 357 N		5	10	$I_s$ mA
Input offset voltage ( $R_C = 50$ $\Omega$ )		3	10		$V_{IO}$ mV
Input offset current		3	50		$I_{IO}$ nA
Input current		30	200		$I_i$ pA
Input resistance		$10^{12}$			$R_i$ $\Omega$
Open loop voltage gain		80	106		$A_{VO}$ dB
Rate of rise					
	LF 355 N: $A_V = 1$		5		$\frac{dv}{dt}$ $V/\mu s$
	LF 356 N: $A_V = 1$		12		$\frac{dv}{dt}$ $V/\mu s$
	LF 357 N: $A_V = 5$		50		$\frac{dv}{dt}$ $V/\mu s$
Performance bandwidth	LF 355 N		2.5		$f_p$ MHz
	LF 356 N		5		$f_p$ MHz
	LF 357 N		20		$f_p$ MHz
Transient time (for 0.01%)					
	LF 355 N		4		$t_r$ $\mu s$
	LF 356 N, LF 357 N		1.5		$t_r$ $\mu s$
Input noise voltage					
$R_S = 100\Omega, f = 100$ Hz:	LF 355 N		25		$V_{IN}$ nV/ $\sqrt{Hz}$
	LF 356 N, LF 357 N		15		$V_{IN}$ nV/ $\sqrt{Hz}$
$R_S = 100\Omega, f = 1000$ Hz:	LF 355 N		20		$V_{IN}$ nV/ $\sqrt{Hz}$
	LF 356 N, LF 357 N		12		$V_{IN}$ nV/ $\sqrt{Hz}$
Input noise current					
$f = 100$ Hz, or 1000 Hz			0.01		$I_{IN}$ pA/ $\sqrt{Hz}$
Input capacitance			3		$C_i$ pF

#### Karakteristik

$V_s = \pm 15$  V;  $T_{amb} = 0$  to  $70$   $^{\circ}C$ , unless otherwise specified

Input offset voltage $R_C = 50$ $\Omega$	$V_{IO}$			14	mV
Temperature coefficient of $V_{IO}$ : $R_S = 50$ $\Omega$	$a_{VIO}$	5			$\mu V/K$
Change of $a_{VIO}$ after a change of $V_{IO}$ adjustment <sup>1)</sup>	$\Delta a_{VIO}$	0.5			per mV
Input offset current $T_j = 70$ $^{\circ}C$	$I_{IO}$			2	nA
Input current <sup>2)</sup> $T_j = 70$ $^{\circ}C$	$I_i$			8	nA
Open loop voltage gain	$A_{VO}$	63			dB
Output voltage $R_L = 10$ k $\Omega$	$V_{OPP}$	12	$\pm 13$	-12	V
	$V_{OPP}$	10	$\pm 12$	-10	V
Input common mode range	$V_{IC}$	+11	+12	-11	V
Common mode rejection	$k_{CMR}$	80	100		dB
Supply voltage rejection	$k_{SVR}$	80	100		dB

#### Catatan:

- 1) Kalau dibandingkan dengan harga asli yang tak dapat ditetapkan, koefisien suhu dari tegangan gelincir masukan yang telah ditetapkan hanya berubah sedikit (lumrahnya 0,5  $\mu V/K$ ) untuk setiap mV dalam jangkah stelan. Penepatan tegangan gelincir tidaklah berpengaruh kepada tindakan ragam tunggal (common mode rejection) dan kepada penguatan ikal terbuka.
- 2) Arus masukan berlipat hampir dua-kali, kalau suhu pertemuan naik 10 K.



**pewaktu 555\***



**appendiks 4**

**\*Ijin dari Signetics Corporation, 811 East Arques, Sunnyvale, California, 94086,  
hakcipta 1974.**

**URAIAN**

Rangkaian Pewaktu monolitik NE/SE 555 adalah pengendali sangat stabil yang berkemampuan menghasilkan penundaan waktu yang teliti, atau osilasi. Bila diperlukan diberikan terminal-terminal tambahan untuk memicu atau mereset. Dalam mode operasi penundaan waktu, waktunya dikendalikan secara tepat oleh satu tahanan luar dan kapasitor. Untuk operasi stabil sebagai sebuah osilator, baik frekuensi bergerak bebas dan siklus tugasnya dikendalikan secara teliti dengan dua tahanan luar dan satu kapasitor. Rangkaian-nya bisa dipicu dan direset pada bentuk gelombang yang menurun, dan struktur keluarannya dapat mengeluarkan atau menerima sampai 300mA atau menggerakkan rangkaian-rangkaian TTL.


**KEISTIMEWAAN**

- TIMING WAKTU DARI MIKRODETIK SAMPAI BEBERAPA JAM.
- BEKERJA BAIK PADA MODE STABIL MAUPUN ASTABIL.
- SIKLUS TUGAS DAPAT DISETEL
- KELUARAN ARUS TINGGI DAPAT MENGELUARKAN ATAU MENERIMA 200mA
- KELUARANNYA DAPAT MENGERAKKAN TTL
- KESTABILAN SUHU SEBESAR 0.005% PER °C
- KELUARANNYA HIDUP DAN MATI SECARA BIASA

**PEMAKAIAN**


- PENENTUAN-WAKTU PRESISI
- PEMBANGKITAN DENYUT
- PENENTUAN WAKTU BERURUTAN
- PEMBANGKITAN WAKTU PENUNDAAN
- MODULASI LEBAR DENYUT
- MODULASI KEDUDUKAN DENYUT
- DETEKTOR DENYUT HILANG

**DIAGRAM BLOK**



**RANGKAIAN TERPADU LINIER**

**KONFIGURASI PASAK (Tampak Atas)**



**RATING MAKSIMUM MUTLAK**

Tegangan Suplai	+18V
Penyerapan Daya	600 mW
Jangkauan Suhu Operasi	
NE555	0°C to +70°C
SE555	-55°C to +125°C
Jangkauan Suhu Penyimpanan	-65°C to +150°C
Suhu Timbal (Penyolderan, 60 detik)	+300°C


CIRI-CIRI LISTRIK  $T_A$  25°C,  $V_{CC} = +5$  sampai +15 kecuali ditentukan lain

PARAMETER	KONDISI UJI	SE 566			NE 566			SATUAN
		MIN	JENIS	MAKS	MIN	JENIS	MAKS	
Tegangan Suptai Arus Suptai	$V_{CC} = 5V, R_L = \infty$ $V_{CC} = 15V, R_L = \infty$	4.5		18	4.5		16	V
			3	5		3	6	mA
Sesetan Penentuan Waktu (Monostabil) Ketelitian Awal Drift bersama Suhu Drift bersama Tegangan Suptai	$R_A, R_B = 1k\Omega$ sampai $100k\Omega$ $C = 0.1\mu F$ Note 2		0.1	2		1		%
			30	100		50		ppm/°C
Tegangan Ambang Tegangan Pemacu	$V_{CC} = 15V$ $V_{CC} = 5V$		0.05	0.2		0.1		%/Volt
			2/3			2/3		X $V_{CC}$
Sesetan Penentuan Waktu (Astabil) Arus Pemacu	$V_{CC} = 15V$ $V_{CC} = 5V$	4.8	5	5.2		5		V
		1.45	1.67	1.9		1.67		V
Tegangan Reset Arus Reset	Note 3		0.5			0.5		$\mu A$
		0.4	0.7	1.0	0.4	0.7	1.0	V
Arus Ambang Terdif Tegangan Pengendalian	$V_{CC} = 15V$ $V_{CC} = 5V$		0.1	.25		0.1	.25	$\mu A$
		9.6	10	10.4	9.0	10	11	V
Tegangan Keluaran (rendah)	$V_{CC} = 15V$ $V_{CC} = 5V$		2.9	3.33	2.6	3.33	4	V
			$I_{SINK} = 10mA$	0.1	0.15		0.1	.25
Penurunan Tegangan Keluaran (rendah)	$I_{SOURCE} = 200mA$ $V_{CC} = 15V$ $I_{SOURCE} = 100mA$ $V_{CC} = 15V$ $V_{CC} = 5V$			0.4	0.5	0.4	.75	V
				2.0	2.2	2.0	2.5	V
Waktu Naik untuk Keluaran Waktu Turun Keluaran	$V_{CC} = 5V$ $I_{SINK} = 8mA$ $I_{SINK} = 5mA$			0.1	0.25			V
						.25	.36	
Waktu Naik untuk Keluaran Waktu Turun Keluaran	$I_{SOURCE} = 200mA$ $V_{CC} = 15V$ $I_{SOURCE} = 100mA$ $V_{CC} = 15V$ $V_{CC} = 5V$		12.5			12.5		V
		13.0	13.3		12.75	13.3		V
Waktu Naik untuk Keluaran Waktu Turun Keluaran	$V_{CC} = 5V$		3.0	3.3	2.75	3.3		V
			100	100		100		ndetik
			100			100		ndetik

CATATAN


1. Arus Suptai bisa keluarannya tinggi biasanya 1 mA atau kurang.
2. Diuji di  $V_{CC} = 5V$  dan  $V_{CC} = 15V$ .
3. Ini akan menentukan harga maksimum dari  $R_A + R_B$ . Untuk Operasi 15V, R total maksimumnya = 20 MegaOhm.

RANGKAIAN EKUIVALEN (Diperlihatkan Hanya Satu Sisi Saja)




CIRI-CIRI KHAS


LEBAR DEBYUT MINIMUM  
YANG DIPERLUKAN UNTUK PEMBIAN




ARUS SUPLAJ  
vs. TEGANGAN SUPLAJ




TEGANGAN KELUARAN RENDAH  
vs. ARUS PENERIMA KELUARAN




TEGANGAN KELUARAN TINGGI  
vs. ARUS SUMBER KELUARAN



TEGANGAN KELUARAN RENDAH  
vs. ARUS PENERIMA KELUARAN



TEGANGAN KELUARAN RENDAH  
vs. ARUS PENERIMA KELUARAN



SN5414, SN54LS14,  
SN7414, SN74LS14  
HEX SCHMITT-TRIGGER INVERTERS  
DECEMBER 1983—REVISED MARCH 1988

- Operation from Very Slow Edges
- Improved Line-Receiving Characteristics
- High Noise Immunity


#### description

Each circuit functions as an inverter, but because of the Schmitt action, it has different input threshold levels for positive ( $V_{T+}$ ) and for negative going ( $V_{T-}$ ) signals.

These circuits are temperature-compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.


The SN5414 and SN54LS14 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN7414 and the SN74LS14 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, N, and W packages.


#### logic diagram (positive logic)



SN5414, SN54LS14 . . . J OR W PACKAGE  
SN7414 . . . N PACKAGE  
SN74LS14 . . . D OR N PACKAGE  
(TOP VIEW)





SN54LS14 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

schematics



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: '14	5.5 V
'LS14	7 V
Operating free-air temperature: SN54'	-55°C to 125°C
SN74'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN5414			SN7414			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current			-0.8			-0.8	mA
I <sub>OL</sub>	Low-level output current			18			18	mA
T <sub>A</sub>	Operating free-air temperature	-55	125	0	70		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>1</sup>	MIN	TYP <sup>2</sup>	MAX	UNIT
V <sub>T+</sub>	VCC = 5 V	1.8	1.7	2	V
V <sub>T-</sub>	VCC = 5 V	0.6	0.9	1.1	V
Hysteresis <sup>3</sup> (V <sub>T+</sub> - V <sub>T-</sub> )	VCC = 5 V	0.4	0.8		V
V <sub>IK</sub>	VCC = MIN, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	VCC = MIN, V <sub>I</sub> = 0.5 V, I <sub>OH</sub> = -0.8 mA	2.4	3.4		V
V <sub>OL</sub>	VCC = MIN, V <sub>I</sub> = 2 V, I <sub>OL</sub> = 18 mA		0.2	0.4	V
I <sub>T+</sub>	VCC = 5 V, V <sub>I</sub> = V <sub>T+</sub>		-0.43		mA
I <sub>T-</sub>	VCC = 5 V, V <sub>I</sub> = V <sub>T-</sub>		-0.56		mA
I <sub>I</sub>	VCC = MAX, V <sub>I</sub> = 8.5 V			1	mA
I <sub>IH</sub>	VCC = MAX, V <sub>IH</sub> = 2.4 V			40	μA
I <sub>IL</sub>	VCC = MAX, V <sub>IL</sub> = 0.4 V		-0.8	-1.2	mA
I <sub>OS</sub> <sup>4</sup>	VCC = MAX	-18		-55	mA
I <sub>CCH</sub>	VCC = MAX		22	36	mA
I <sub>CCL</sub>	VCC = MAX		39	60	mA

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>2</sup> All typical values are at VCC = 5 V, T<sub>A</sub> = 25°C.

<sup>3</sup> Not more than one output should be shorted at a time.

switching characteristics, VCC = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>1</sup> PLH	A	Y	R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF	15	22		ns
<sup>1</sup> PHL				15	22		ns

recommended operating conditions

	SN54LS14			SN74LS14			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	V
I <sub>OH</sub> High-level output current			-0.4			-0.4	mA
I <sub>OL</sub> Low-level output current			4			8	mA
T <sub>A</sub> Operating free air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CONDITIONS <sup>1</sup>	SN54LS14			SN74LS14			UNIT
		MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	
V <sub>T+</sub>	V <sub>CC</sub> = 5 V	1.4	1.6	1.9	1.4	1.6	1.9	V
V <sub>T-</sub>	V <sub>CC</sub> = 5 V	0.5	0.8	1	0.5	0.8	1	V
Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	V <sub>CC</sub> = 5 V	0.4	0.8		0.4	0.8		V
V <sub>IJK</sub>	V <sub>CC</sub> = MIN., I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN., V <sub>I</sub> = 0.5 V, I <sub>OH</sub> = -0.4 mA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN., V <sub>I</sub> = 1.9 V, I <sub>OL</sub> = 4 mA		0.25	0.4		0.35	0.5	V
I <sub>T+</sub>	V <sub>CC</sub> = 5 V., V <sub>I</sub> = V <sub>T+</sub>			-0.14			-0.14	mA
I <sub>T-</sub>	V <sub>CC</sub> = 5 V., V <sub>I</sub> = V <sub>T-</sub>			-0.18			-0.18	mA
I <sub>I</sub>	V <sub>CC</sub> = MAX., V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX., V <sub>IH</sub> = 2.7 V			20			20	μA
I <sub>IL</sub>	V <sub>CC</sub> = MAX., V <sub>IL</sub> = 0.4 V			-0.4			-0.4	mA
I <sub>OS<sub>Q</sub></sub>	V <sub>CC</sub> = MAX			-20			-100	mA
I <sub>CCH</sub>	V <sub>CC</sub> = MAX			8.6			16	mA
I <sub>CCL</sub>	V <sub>CC</sub> = MAX			12			21	mA

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
<sup>2</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.  
<sup>3</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	A	Y	R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 15 μF	15	22	ns	
t <sub>PHL</sub>							

PARAMETER MEASUREMENT INFORMATION



NOTES A. All diodes are 1N3064 or equivalent.  
 B. C<sub>L</sub> includes probe and jig capacitance.  
 C. Generator characteristics and reference voltage are

	Generator Characteristics				Reference Voltages		
	Z <sub>out</sub>	PRR	t <sub>r</sub>	t <sub>f</sub>	V <sub>Iref(H)</sub>	V <sub>Iref(L)</sub>	V <sub>Oref</sub>
SN54 <sup>1</sup> /SN74 <sup>1</sup>	50 Ω	1 MHz	10 ns	10 ns	1.7 V	0.9 V	1.5 V
SN54LS <sup>2</sup> /SN74LS <sup>2</sup>	50 Ω	1 MHz	15 ns	8 ns	1.6 V	0.8 V	1.3 V

TYPICAL CHARACTERISTICS OF '14 CIRCUITS

POSITIVE-GOING THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE




FIGURE 1

NEGATIVE-GOING THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE




FIGURE 2

HYSTERESIS vs FREE-AIR TEMPERATURE




FIGURE 3

Data for temperatures below 0°C and 70°C and supply voltages below 4.75V and above 5.25 V are applicable for SN5414 only.

TYPICAL CHARACTERISTICS OF '14 CIRCUITS




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7

Data for temperatures below 0°C and above 70°C and supply voltages below 4.75 V and above 5.25 V are applicable for SN5414 only.

TYPICAL CHARACTERISTICS OF 'LS14 CIRCUITS




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

Data for temperatures below 0°C and above 70°C and supply voltages below 4.75 V and above 5.25 V are applicable for SN54LS14 only.



TYPICAL CHARACTERISTICS OF 'LS14 CIRCUITS




FIGURE 12

Data for temperatures below 0°C and above 70°C and supply voltages below 4.75 V and above 5.25 V are applicable for SN54LS14 only.





FIGURE 13


2  
TTL Devices

TYPICAL APPLICATION DATA




TTL SYSTEM INTERFACE FOR SLOW INPUT WAVEFORMS

PULSE SHAPER




MULTIVIBRATOR


0.1 Hz to 10 MHz



THRESHOLD DETECTOR



PULSE STRETCHER



2  
TTL Devices

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805



## ADC0801, ADC0802, ADC0803, ADC0804, ADC0805 8-Bit $\mu$ P Compatible A/D Converters

### General Description

The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder—similar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

### Features


- Compatible with 8080  $\mu$ P derivatives—no interfacing logic needed - access time - 135 ns
- Easy interface to all microprocessors, or operates "stand alone"

- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- 0V to 5V analog input voltage range with single 5V supply
- No zero adjust required
- 0.3" standard width 20-pin DIP package
- 20-pin molded chip carrier or small outline package
- Operates ratiometrically or with 5  $V_{DC}$ , 2.5  $V_{DC}$ , or analog span adjusted voltage reference

### Key Specifications


- Resolution: 8 bits
- Total error:  $\pm 1/4$  LSB,  $\pm 1/2$  LSB and  $\pm 1$  LSB
- Conversion time: 100  $\mu$ s

### Typical Applications



TLH/5671-1

8080 Interface



TLH/5671-21

### Error Specification (Includes Full-Scale, Zero Error, and Non-Linearity)

Part Number	Full-Scale Adjusted	$V_{REF}/2 = 2.500 V_{DC}$ (No Adjustments)	$V_{REF}/2 = \text{No Connection}$ (No Adjustments)
ADC0801	$\pm 1/4$ LSB		
ADC0802		$\pm 1/2$ LSB	
ADC0803	$\pm 1/2$ LSB		
ADC0804			$\pm 1$ LSB
ADC0805			$\pm 1$ LSB

### Absolute Maximum Ratings (Notes 1 & 2)

If MILITARY/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) (Note 3)	5V
Logic Control Inputs	-0.3V to +18V
At Other Input and Outputs	-0.3V to ( $V_{CC} + 0.3V$ )
Lead Temp. (Soldering, 10 seconds)	260°C
Dual-In-Line Package (plastic)	300°C
Dual-In-Line Package (ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Storage Temperature Range	-65°C to +150°C
Package Dissipation at $T_A = 25^\circ\text{C}$	875 mW
ESD Susceptibility (Note 10)	800V

### Operating Ratings (Notes 1 & 2)

Temperature Range	$T_{MIN} \leq T_A \leq T_{MAX}$
ADC0801/02LJ	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$
ADC0801/02/03/04LCJ	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$
ADC0801/02/03/05LCLN	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$
ADC0804LCN	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
ADC0802/03/04LCV	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
ADC0802/03/04LCWM	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
Range of $V_{CC}$	4.5 $V_{DC}$ to 6.3 $V_{DC}$

### Electrical Characteristics

The following specifications apply for  $V_{CC} = 5 V_{DC}$ ,  $T_{MIN} \leq T_A \leq T_{MAX}$  and  $f_{CLK} = 640$  kHz unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
ADC0801: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm 1/4$	LSB
ADC0802: Total Unadjusted Error (Note 8)	$V_{REF}/2 = 2.500 V_{DC}$			$\pm 1/2$	LSB
ADC0803: Total Adjusted Error (Note 8)	With Full-Scale Adj. (See Section 2.5.2)			$\pm 1/2$	LSB
ADC0804: Total Unadjusted Error (Note 8)	$V_{REF}/2 = 2.500 V_{DC}$			$\pm 1$	LSB
ADC0805: Total Unadjusted Error (Note 8)	$V_{REF}/2 = \text{No Connection}$			$\pm 1$	LSB
$V_{REF}/2$ Input Resistance (Pin 9)	ADC0801/02/03/05 ADC0804 (Note 9)	2.5 0.75	8.0 1.1		k $\Omega$ k $\Omega$
Analog Input Voltage Range	(Note 4) $V(+)$ or $V(-)$	Gnd-0.05		$V_{CC} + 0.05$	$V_{DC}$
DC Common-Mode Error	Over Analog Input Voltage Range		$\pm 1/16$	$\pm 1/2$	LSB
Power Supply Sensitivity	$V_{CC} = 5 V_{DC} \pm 10\%$ Over Allowed $V_{IN}(+)$ and $V_{IN}(-)$ Voltage Range (Note 4)		$\pm 1/16$	$\pm 1/2$	LSB

### AC Electrical Characteristics

The following specifications apply for  $V_{CC} = 5 V_{DC}$  and  $T_A = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$T_C$	Conversion Time	$f_{CLK} = 640$ kHz (Note 6)	103		114	$\mu$ s
$T_C$	Conversion Time	(Note 5, 6)	66		73	$1/f_{CLK}$
$f_{CLK}$	Clock Frequency Clock Duty Cycle	$V_{CC} = 5V$ , (Note 5) (Note 5)	100 40	640	1460 60	kHz %
CR	Conversion Rate in Free-Running Mode	INTR tied to WR with $CS = 0 V_{DC}$ , $f_{CLK} = 640$ kHz	8770		9708	conv/s
$t_W(WR_L)$	Width of WR Input (Start Pulse Width)	$CS = 0 V_{DC}$ (Note 7)	100			ns
$t_{ACC}$	Access Time (Delay from Falling Edge of RD to Output Data Valid)	$C_L = 100$ pF		135	200	ns
$t_{H, LOH}$	TRI-STATE Control (Delay from Rising Edge of RD to Hi-Z State)	$C_L = 10$ pF, $R_L = 10k$ (See TRI-STATE Test Circuits)		125	200	ns
$t_W, t_{RI}$	Delay from Falling Edge of WR or RD to Reset of INTR			300	450	ns
$C_{IN}$	Input Capacitance of Logic Control Inputs		5	7.5		pF
$C_{OUT}$	TRI-STATE Output Capacitance (Data Buffers)		5	7.5		pF

CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]

$V_{IN}(1)$	Logical "1" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 5.25 V_{DC}$	2.0	15	$V_{CC}$
-------------	---	------------------------	-----	----	----------

ADC0801/ADC0802/ADC0803/ADC0804/ADC0805

### AC Electrical Characteristics (Continued)

The following specifications apply for  $V_{CC} = 5V_{DC}$  and  $T_{MIN} \leq T_A \leq T_{MAX}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CONTROL INPUTS</b> [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]						
$V_{IN}(0)$	Logical "0" Input Voltage (Except Pin 4 CLK IN)	$V_{CC} = 4.75 V_{DC}$			0.8	$V_{DC}$
$I_{IN}(1)$	Logical "1" Input Current (All Inputs)	$V_{IN} = 5 V_{DC}$		0.005	1	$\mu A_{DC}$
$I_{IN}(0)$	Logical "0" Input Current (All Inputs)	$V_{IN} = 0 V_{DC}$	-1	-0.005		$\mu A_{DC}$
<b>CLOCK IN AND CLOCK R</b>						
$V_{T+}$	CLK IN (Pin 4) Positive Going Threshold Voltage		2.7	3.1	3.5	$V_{DC}$
$V_{T-}$	CLK IN (Pin 4) Negative Going Threshold Voltage		1.5	1.8	2.1	$V_{DC}$
$V_H$	CLK IN (Pin 4) Hysteresis ( $V_{T+} - V_{T-}$ )		0.6	1.3	2.0	$V_{DC}$
$V_{OUT}(0)$	Logical "0" CLK R Output Voltage	$I_O = 360 \mu A$ $V_{CC} = 4.75 V_{DC}$			0.4	$V_{DC}$
$V_{OUT}(1)$	Logical "1" CLK R Output Voltage	$I_O = -360 \mu A$ $V_{CC} = 4.75 V_{DC}$	2.4			$V_{DC}$
<b>DATA OUTPUTS AND INTR</b>						
$V_{OUT}(0)$	Logical "0" Output Voltage Data Outputs INTR Output	$I_{OUT} = 1.6 mA, V_{CC} = 4.75 V_{DC}$ $I_{OUT} = 1.0 mA, V_{CC} = 4.75 V_{DC}$			0.4	$V_{DC}$
$V_{OUT}(1)$	Logical "1" Output Voltage	$I_O = -360 \mu A, V_{CC} = 4.75 V_{DC}$	2.4			$V_{DC}$
$V_{OUT}(1)$	Logical "1" Output Voltage	$I_O = -10 \mu A, V_{CC} = 4.75 V_{DC}$	4.5			$V_{DC}$
$I_{OUT}$	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0 V_{DC}$ $V_{OUT} = 5 V_{DC}$	-3		3	$\mu A_{DC}$ $\mu A_{DC}$
$I_{SOURCE}$		$V_{OUT}$ Short to Gnd, $T_A = 25^\circ C$	4.5	6		$mA_{DC}$
$I_{SINK}$		$V_{OUT}$ Short to $V_{CC}$ , $T_A = 25^\circ C$	9.0	16		$mA_{DC}$
<b>POWER SUPPLY</b>						
$I_{CC}$	Supply Current (Includes Ladder Current)	$f_{CLK} = 640 kHz$ , $V_{REF/2} = NC, T_A = 25^\circ C$ and $CS = 5V$				
	ADC0801/02/03/04LCJ/05 ADC0804LCN/LCV/LCWM		1.1	1.8		$mA$
			1.9	2.5		$mA$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.

Note 3: A zener diode exists, internally, from  $V_{CC}$  to Gnd and has a typical breakdown voltage of 7  $V_{CC}$ .

Note 4: For  $V_{IN}(+) \geq V_{IN}(-)$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0  $V_{DC}$  to 5  $V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.950  $V_{DC}$  over temperature variations, initial tolerance and loading.

Note 5: Accuracy is guaranteed at  $f_{CLK} = 640 kHz$ . At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.

Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 2 and section 2.0.


Note 7: The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see timing diagrams).

Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 5.


Note 9: The  $V_{REF/2}$  pin is the center point of a two resistor divider connected from  $V_{CC}$  to ground. Each resistor is 2.2k, except for the ADC0804LCJ where each resistor is 16k. Total ladder input resistance is the sum of the two equal resistors.

### Typical Performance Characteristics


Logic Input Threshold Voltage vs. Supply Voltage




Delay From Falling Edge of RD to Output Data Valid vs. Load Capacitance




CLK IN Schmitt Trip Levels vs. Supply Voltage




$f_{CLK}$  vs. Clock Capacitor




Full-Scale Error vs Conversion Time




Effect of Unadjusted Offset Error vs.  $V_{REF/2}$  Voltage




Output Current vs Temperature



Power Supply Current vs Temperature (Note 9)



Linearity Error at Low  $V_{REF/2}$  Voltages



**GENERAL DESCRIPTION**  
**8192-word x 8-bit UV Erasable and Programmable Read Only Memory**

The 2764 is a 8192 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a 28 pin dual-in-line package with transparent lid. The transparent lid on the package allows the memory content to be erased with ultraviolet light.

**FEATURES**


- Single Power Supply ..... +5V ± 5%
- Simple Programming Program Voltage: +21 V D.C. Program with one 50ms Pulse
- Static ..... No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time ..... HN482764G-2 200ns max  
 HN482764G 250ns max  
 HN482764G-3 300ns max
- High Performance Programming Available
- Low Standby current ..... 35mA max

**MODE SELECTION**


Mode	Pins	CE (20)	OE (22)	PGM (27)	VPP (1)	VCC (28)	Outputs (11~13, 15~19)
Read		VIL	VIL	VIH	VCC	VCC	Dout
Stand-by		VIH	x	x	VCC	VCC	High Z
Program		VIL	x	VIL	VPP	VCC	Din
Program Verify		VIL	VIL	VIH	VPP	VCC	Dout
Program Inhibit		VIH	x	x	VPP	VCC	High Z

x = don't care


**PIN CONNECTION**



**BLOCK DIAGRAM**



**PIN CONNECTION**



**GENERAL DESCRIPTION**

**16384-word x 8-bit UV Erasable and Programmable Read Only Memory**

The 27128 is a 16384 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern, whereby a new pattern can be written into the device.


**FEATURES**

- Single Power supply ..... +5V ± 5%
- Simple Programming Program Voltage: +21 V DC Program with One 50ms Pulse
- Static ..... No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time ..... 250ns/300ns/450ns
- Absolute Max. Rating of Vpp Pin ..... 26.5V
- Low Stand-by Current ..... 35mA
- High Performance Programming Available

**MODE SELECTION**


MODE	Pins	CE (20)	OE (22)	PGM (27)	VPP (1)	VCC (28)	Outputs (11~13, 15~19)
Read		VIL	VIL	VIH	VCC	VCC	Dout
Stand by		VIH	x	x	VCC	VCC	High Z
Program		VIL	x	VIL	VPP	VCC	Din
Program Verify		VIL	VIL	VIH	VPP	VCC	Dout
Program Inhibit		VIH	x	x	VPP	VCC	High Z

**BLOCK DIAGRAM**



54/74(LS)46-47

- 46, 246 Penggerak/dekoder BCD-7-segmen dengan jalankeluar kolektor terbuka (30 V)
- 47, 247 dengan jalankeluar kolektor terbuka (15 V)
- 347, 447 dengan jalankeluar kolektor terbuka (7 V)



Decimal or Function	Inputs					BI/RBO†	Outputs							Notes	
	LT	RBI	D	C	B		A	a	b	c	d	e	f		g
0	H	H	L	L	L	L	H	ON	ON	ON	ON	OFF	OFF	ON	OFF
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF	OFF	OFF
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	ON	ON
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON	ON
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	ON
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON	ON
6	H	X	L	H	H	L	H	ON	OFF	ON	ON	ON	ON	ON	ON
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF	OFF
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	ON
9	H	X	H	L	L	H	H	ON	ON	ON	ON	ON	ON	ON	ON
10	H	X	H	L	L	L	H	OFF	OFF	OFF	ON	ON	OFF	OFF	ON
11	H	X	H	L	L	H	H	OFF	OFF	OFF	ON	ON	OFF	OFF	ON
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	ON
13	H	X	H	H	L	H	H	ON	ON	OFF	ON	ON	OFF	ON	ON
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON	ON
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
RBI	L	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	ON


Function table  
 † 46A, 47A, LS47, LS347  
 ‡ 246, 247, LS247, LS447

CATATAN:


1. Jalanmasuk polosan (BI) harus terbuka atau ditaruh pada taraf logika tinggi bila fungsi-fungsi keluaran 0 hingga 15 diinginkan. Jalanmasuk polosan deret (RBI) harus terbuka atau tinggi kalau pemolosan nol desan tidak diinginkan.
2. Kalau taraf logika rendah dikenakan dengan langsung kepada jalanmasuk polosan (BI) maka semua jalankeluar segmen adalah off tak peduli akan taraf yang ada di sebarang jalanmasuk lain.
3. Bila jalanmasuk polosan deret (RBI) dan juga jalanmasuk-jalanmasuk A, B, C, dan D berada dalam taraf rendah dengan lamp test tinggi, maka semua segmen keluaran off dan jalankeluar polosan deret (RBO) pergi ke taraf rendah (kondisi tanggap).
4. Kalau jalanmasuk polosan/jalankeluar polosan deret (BI/RBO) terbuka atau dibiarkan tinggi, dan jalanmasuk lamp test dibuat rendah, maka semua segmen keluaran adalah on.  
 † BI/RBO adalah logika AND kawat yang berguna sebagai jalanmasuk polosan (BI) dan/atau jalankeluar polosan deret (RBO)

	supply curr. (mA)	WPLH (mJ)	WPHL (mJ)
46A 47A 246 247	64	100	100
LS47 LS247 LS347 LS447	7	100	100


	Condition	Fan-in	Fan-out
46A 47A	BI/RBO inp.	L	2.5
		H	1
246 247	other inp.	L/H	1
	BI/RBO outp.	L/H	8
	other outp.	L	25
LS47 LS247	BI/RBO inp.	L	3
		H	1
LS347 LS447	other inp.	L/H	1
	BI/RBO outp.	L	8
	other outp.	H	2.5
		L	80
LS347 LS447	BI/RBO inp.	L	3
		H	1
LS347 LS447	other inp.	L/H	1
	BI/RBO outp.	L	8
	other outp.	H	2.5
		L	80



TITRE		MANGKULAN PERGUAAT ADP11	
Size	Number	Revision	
B	14.02.2008	1	
DRAFTER		DRAFTER	
CHECKER		CHECKER	
DRAWN BY		DRAWN BY	



Title		
RANGKAIAN ADC 0804		
Size	Number	Revision
A4		
Date:	26-Feb-2000	Sheet of
File:	C:\WB\NT\ITA-ADC.SCH	Drawn By:



Title			PPI CARD		
Size	Number	Revision			
A4					
Date:	26-Feb-2000	Sheet of			
File:	C:\WINNT\IYENK.SCH	Drawn By:			



## BIODATA



Nama : Astriyani Ekowati  
NRP : 5103095063  
NIRM : 95.7.003.31073.51924  
Tempat, Tanggal Lahir : Surabaya, 9 April 1977  
Agama : Kristen  
Alamat : Jl. Rungkut Menanggal Harapan  
W /19, Surabaya.

### **Riwayat Pendidikan:**

- ☞ Tahun 1989 Lulus SDK Petra 9 Surabaya.
- ☞ Tahun 1992 Lulus SMPK Petra 5 Surabaya.
- ☞ Tahun 1995 Lulus SMAK Petra 5 Surabaya.
- ☞ Tahun 2000 Lulus Sarjana Fakultas Teknik Jurusan Teknik Elektro Universitas Katolik Widya Mandala Surabaya.