

LAMPIRAN





The circuit's transient response, when the input shifted from 1260Hz to 1540Hz and when an R. C passive loop filter was used, is shown in Figure 4. The cutoff frequency of the R. C. passive. Figure 38, was set at 53Hz. The VCO output litter, Figure 4B, was At = 90ns and was measured over 5 periods. This yields a  $\Delta t/5T \times 100\% = 0.32\%$  total phase litter of the output frequency, form = 1400 x 128 = 179.2kHz.

Figures 4C and 4D show the loop's performance when an LTC1062 replaces the R. C passive filter. The LTC1062 was set for a cutoff frequency of fo = 250Hz or 1/5 of the financy. The internal oscillator of the LTC1062 was set at 43kHz or 172 times its cutoff frequency. The VCO output jitter was 11 = 30ns (or 0.09%) and was measured over 6 periods. Note the excellent transient response of the circuit. Figure 4C, when compared to the underdamped response. Figure 4A.

These two PLL cases demonstrate the advantages of using the LTC 1062 as a loop filter in conjunction with the CD40468 phase locked loop. For a variety of low frequency inputs and high - N numbers, the LTC1062 allows the loop to simultaneously achieve good transient response and minimum output jitter. For best results, use the LTC1062 for PLL input frequencies below 5kHz and when the CD±046B operates with a single 5V supply, set 2.75V bias at the VCO input as the center of the tracking range. The minimum and maximum locking range settings of the VCO input should then be 2.25V and 3.25V, respectively.

### Clock Sweepable Pseudo Bandpass/Notch Filters

If the feedback capacitor from pins 1 to 7 is replaced with a resistor, Figure 5, the circuit loses its lowpass characteristics and the response of the filter becomes selective like a bandpass. Also, since the two external components (R2, R1) are frequency independent, the LTC1062 can be fully swept with an external clock.

Figure 6 shows the frequency response of Figure 5, for a clock frequency of 100kHz. Figure 7 shows the variation of the peak gain, Hop, and the peak frequency, fo, of Figure 6 versus different values of the (R1/R2) resistor ratio.

As can be seen from Figure 7, the resistor ratio (R1, R2) alters mainly the peak gain of the filter and has very little effect on the value of the peak frequency of Figures 5 or 6. Because of this, two LTC1062s can now be stagger-tuned with a common clock, as shown in Figures 8 and 9, to produce a respectable bandpass response.

In Figure 6, the - 180° phase shift occurs just before the frequency of the peak. Using this property and summing




Figure 5




Figure 8. Cascading Two LTC1062s to Form a Very Selective Clock Sweepable Bandpass




Figure 6




Figure 7




Figure 9

the output of the bandpass fifter, Figure 10, with the input vortage, a clock tunable notch response is realized, Figure 11. The clock to notch frequency ratio is 79.3:1 and it is predictable and repeatable from part to part. The notch frequency response of Figure 11 is obtained by setting the ratio (R1/R2) equal to 1.24 and by letting all the gain resistors be equal. Standard 1% value resistors will produce a 40dB deep notch. Additional notch depth can be obtained by tuning resistor R1.

Unique applications for the LTC1062 low-pass filter




Figure 10. Clock Tunable Notch Filter For simplicity use R3 = R4 = R5 = 10k:

Figure 11, LTC1062 Notch Response

#### Accommodating High Input Voltages

High input voltages outside the input common-mode range of the LTC1062 can be divided down through a simple resistor divider, Figure 12. The DC gain of the lowpass filter is R2/(R1 + R2) and for maximum passband flatness. the paralleled combination of R1, R2 should be chosen as:

$$\frac{1}{2\pi(R1/(R2)\times C)} = \frac{f_{CUTOFF}}{1.63}; R1/(R2 \ge 5k\Omega)$$

Note, in Figure 12, there is no need for an external op amo to buffer the divided down input voltage. The internal buffer input, pin 7, performs this function.

An obvious and often encountered application is to use this technique to interface the LTC1062 with op amps powered from ± 15V supplies, Figure 13. Two inexpensive 7V zeners limit the LTC1062 power supply voltage to ±8V: meanwhile, the output of the op amp A is divided by 2. The DC accurate output of the LTC1062 is then amplified by 2. For this application, an LT1013 precision dual on amp is recommended. The maximum DC output voltage will be 300 µV if the A grade of the LT1013 is used.

#### **Programming Various Cutoff Frequencies**

To obtain several cutoff frequencies with a single LTC1062, the clock frequency and the external R x C product should be simultaneously varied such as:

$$\frac{1}{2 r RC} = \frac{f_C}{1.64} = \frac{f_{CLOCK}}{164}$$

For instance, to double the filter's cutoff frequency. we should double the clock frequency and, at the same time, divide by two the RxC product of the external resistor-capacitor combination. With a dual four channel multiplexer, we can easily obtain four different cutoff frequencies by selecting four input resistors and four clock frequencies. In Figure 14, the clock frequencies, all of them being ≤50kHz, where derived through a simple R. C.

# Applying an External Clock Before the Power Supplies

If the clock at pin 5 is externally applied before the power supplies turn ON, the device will latch. To avoid this, insert a 5009 resistor or in series with pin 5. This will prevent latch up over temperature. If the power supplies exceed ±6V, the input protection resistor should be increased to




Figure 12. Using Input Resistor Divider to Accommodate High DC and/or AC Input Voltages. Pin 7 DC Buffers the Input Voltage.




Figure 13. Using the LTC1062 in Conjunction with Precision Op Amps Operating from ± 15V Power Supply

Unique applications for the LTC1062 low-pass filter 201

Z

X1.01.

Unix

≃: 3  $\supset$ 

5




Figure 14. Using a Dual 4 Channel Multiple (er to Obtain Four Different Cutoff Frequencies (SOOH2, 250Hz, 125Hz, 62 5Hz)

# Thermocouple Measurement

Jim Williams

#### Introduction

In 1822, Thomas Seebeck, an Estonian physician, accidentally joined semicircular pieces of bismuth and copper (Figure 1) while studying thermal effects on galvanic arrangements. A nearby compass indicated a magnetic disturbance. Seebeck experimented repeatedly with different metal combinations at various temperatures, noting relative magnetic field strengths." Cunously, he did not believe that electric current was flowing, and preferred to describe the effect as "thermo-magnetism." He published his results in a paper, "Magnetische Polarisation der Metalle und Erze durch Temperatur-Differenz" (see references)

Subsequent investigation has shown the "Seebeck Effect" to be fundamentally electrical in nature, repeatable, and quite useful. Thermocouples, by far the most common transducer, are Seebeck's descendants.

#### Thermocouples in Perspective

202

Temperature is easily the most commonly measured physical parameter. A number of transducers serve temperature measuring needs and each has advantages and considerations. Before discussing thermocouple based measurement it is worthwhile purting these sensors in perspective. Figure 2's chart shows some common contact temperature sensors and lists characteristics. Study reveals thermocouple strengths and weaknesses compared to other sensors. In general, thermocouples are inexpensive, wide range sensors. Their small size makes them fast and their low output impedance is a benefit. The inherent voltage output eliminates the need for excitation.




Figure 1. The Arrangement for Dr. Seebeck's Accidental Discovery of "Thermo-Magnetism"

#### Signal Conditioning Issues

Potential problems with thermocouples include low level outputs, poor sensitivity and non-linearity (see Figures 3 and 4). The low level output requires stable signal conditioning components and makes system accuracy difficult to achieve. Connections (see Appendix A) in thermocouple systems must be made with great care to get good accuracy. Unintended thermocouple effects (e.g., solder and copper create a 3<sub>0</sub>VPC thermocouple) in system connections make "end-to-end" system accuracies better than 0.5°C difficult to achieve.

¥£	NANGE OF OPERATION	SEMSITIVITY AT + 25°C	ACCURACY	LIMEARITY	SPEED IN	375	PACKAGE	503	COMMENTS
Thermocouples (All Types)	- 270°C to + 1800°C	Typically less than 50, VI*C	205°C with Reterence	Poor over wide fange, better over a 100°C	Typicatly 1 Sec. Some Types are Faster	0.02 In. Bead Typical, 0.0005 In. Units are Avallable	Metaltic Bead, Variety of Probes Available.	11 to 530 Depending on Type. Specifications and Package.	Requires Reference Low Level Output Requires Stable Signal Confitioning Combinents
Thermistors and Thermistor Composites	- 100°C lo	= 5%#Clor Themistora. • 0.5%,PC for Linearized Units.	± 0.1°C Standard from = 40°C to + 100°C; ± 0.01°C hom 0°C to + 80°C Available	a 0.2°C lor Linearized Composite Units over 100°C Ranges	1 to 10 Sec is Standard; 3 to 100ms Types are Available	Beads Can be as Small as 0.005 In., But 0.04 to 0.1 In. is Typical. "Flathe" Types are Only 0.001 in. Thick.	Glass, Epory, Telfon Encapsulated, Metal Housing, Etc.	12 to \$10 for Standard Units, \$10 to \$250 for High Precision Types and Specials	Highest Temperature Sensitivity of A. Common Sensi Special Units Required for Long Tem Stability Above + 100°C.
Platinum Resistance Wire	- 250°C to + 900°C	Approximately +0.5%/PC	2 0 1°C Rescrity Available. 2 0.01°C in Precision Standards — Lab Units	Nearly Linear Over Large Spans, Typically Webin 1* Over 200°C Ranges	Typically Several Seconds	16 to 1/4 in. Typical. Smaller Sizes Available	Glass, Epoxy, Caramic, Taflon, Metal, Etc.	825 to \$1000 Depending of Spect. Most Industrial Types Below \$100	Sets Standard Stability Over Long Term. Har Wider Temp. Range Than Thermistor, bu Lower Sensitiv
Diodes and Transistors	- 270°C to + 175°C	- 2.2 mv°C (Approx. 0.33%°C)	27C to ± 5°C to + 123°C to + 123°C	Within 2º Over	1 to 10 Sec. is Standard. Small Demoit Speeds in ms Range	Standard Diode and Transistor Case Stres Glass Parint Extremely Small Sizes.	Glass, Metai	Betow 30 C. Cryogenic Units More Expensive	Require Individual Calibration, M be Driven from the Deformance. Extremely Illustrated Interpretation of Calibration Available.
Integrated Circuit	- 65°C to + 125°C Typical	0.4%/**C Typical	Over - 55°C to + 125°C	Within 1° (0.2° From 0°C to + 70°C) Typical	Several Seconds	TO-18 Transistor Package Size. Also MiniDiP	Metal, Plastic	\$110 \$10	Corrent and Voltage Outp: Available

JUNCTION MATERIALS	APPROXIMATE SENSITIVITY MyV°C AT 25°C	USEFUL TEMPERATURE RANGE ("C)	APPROXIMATE VOLTAGE SWING OVER RANGE	LETTER DESIGNATION
Copper Constantan	40.6	- 270 to + 600	25.0mV	1
Iron Constantan	51.70	- 270 to + 1000	60.0mV	
Chromef — Alumei	40.6	+ 270 to + 1390	55.0mV	l K
Chromel Constantan	609	~ 270 to + 1000	75.0mV	E :
Platinum 10% Rhodium/Platinum	6.0	0 to + 1560	16.0mV	i s
Platinum 13% — Rhodium/Platinum	6.0	0 to + 1600	19.0mV	. R

Figure 3. Temperature vs Output for Some Thermocouple Types




Figure 4. Thermocouple Nonlinearity for Types J, K, E and T Over 0°C-400°C. Error Increases Over Wider Temperature Ranges.

#### **Cold Junction Compensation**

The unintended, unwanted and unavoidable parasitic thermocouples require some form of temperature reference for absolute accuracy. (See Appendix A for a discussion on minimizing these effects). In a typical system, a "cold junction" is used to provide a temperature reference




Figure 7. Typical Cold Junction Compensation Arrangement.
Cold Junction and Compensation Circuitry must be isothermal

Figure 7 conveniently deals with the cold junction requirement. Here, the cold junction compensator circuitry does not maintain a stable temperature but tracks the cold junction. This temperature tracking, subtractive term has the same effect as maintaining the cold junction at constant temperature, but is simpler to implement. It is designed to produce 0V output at 0°C and have a slope equal to the thermocouple output (Seebeck coefficient) over the expected range of cold junction temperatures. For proper operation, the compensator must be at the same temperature as the cold junction.

Figure 8 shows a monolithic cold junction compensator IC, the LT1025. This device measures ambient (e.g., cold junction) temperature and puts out a voltage scaled for use with the desired thermocouple. The low supply current minimizes self-heating, ensuring isothermal operation with the cold junction. It also permits battery or low power operation. The 0.5°C accuracy is compatible with overall achievable thermocouple system performance. Various

204




Figure 5, Ice Bath Based Cold Junction Compensator




Figure 6. A 8°C Reference Based on Feedback Control of a Pettier Cooler (Sensor is Typically a Platinum RTD)




Figure 8. LT1025 Thermocouple Cold Junction Compensator

compensated outputs allow one part to be used with many thermocouple types. Figure 9 uses an LT1025 and an amplifier to provide a scaled, cold junction compensated output. The amplifier provides gain for the difference between the LT1025 output and the type J thermocouple. C1 and C2 provide filtering, and R5 trims gain. R6 is a typical value, and may require selection to accommodate R5's trim range. Alternately, R6 may be re-scaled, and R5 enlarged, at some penalty in trim resolution. Figure 10 is similar, except that the type K thermocouple subtracts from the LT1025 in series-opposed fashion, with the residue fed to the amplifier. The optional pull down resistor allows readings below 0°C.




Figure 9. LT1025 Cold Junction Compensates a Type J Thermocouple. The Op Amp Provides the Amplified Difference Between the Thermocouple and the LT1025 Cold Junction Output.




Figure 10. LT1025 Compensates a Type K Thermocouple. The Amplifier Provides Gain for the LT1025-Thermocouple Difference. Amplifier Selection

The operation of these circuits is fairly straightforward, although amplifier selection requires care.

Thermocouple amplifiers need very low offset voltage and drift, and fairly low bias current if an input filter is used. The best precision bipolar amplifiers should be used for type J, K, E, and T thermocouples which have Seebeck coefficients of 40–60 kV°C. In particularly critical applications, or for R and S thermocouples 6–15 kV°C), a chopper-stabilized amplifier is required. Linear Technology offers two amplifiers specifically tailored for thermocouple applications. The LTKAOx is a bipolar design with extremely low offset (30 kV), low drift (15 kV°C), very low bias current (1nA), and almost negligible warm-up drift (supply current is 40 kA).

For the most demanding applications, the LTC1052 CMOS chopper-stabilized amplifier offers 5<sub>m</sub>V offset and 0.05<sub>m</sub>V/°C drift. Input bias current is 30pA, and gain is typically 30 million. This amplifier should be used for R and S thermocouples, especially if no offset adjustments can be tolerated, or where a large ambient temperature swing is expected. Alternatively, the LTC1050, which has similar drift and slightly higher noise can be used. If board space is at a premium, the LTC1050 has the capacitors internally.

Regardless of amplifier type, for best possible performance dual-in-line (DIP) packages should be used to avoid thermocouple effects in the kovar leads of TO-5 metal can packages. This is particularly true if amplifier supply current exceeds 500<sub>P</sub>A. These leads can generate both DC and AC offset terms in the presence of thermal gradients in the package and/or external air motion. environments, and some sort of input filter is required. To reject 60Hz pick-up with reasonable capacitor values, input resistors in the 10k-100k range are needed. Under these conditions, bias current for the amplifier needs to be less than 1nA to avoid offset and drift effects.

To avoid gain error, high open loop gain is necessary for single-stage thermocouple amplifiers with 10mVPC or higher outputs. A type K amplifier, for instance, with 100mVPC output, needs a closed loop gain of 2,500. An ordinary op amp with a minimum loop of 50,000 would have an initial gain error of (2,500)(50,000) = 5%! Although closed loop gain is commonly trimmed, temperature drift of open loop gain will have a deleterious effect on output accuracy. Minimum suggested loop gain for type E, J, K, and T thermocouples is 250,000. This gain is adequate for type R and S if output scaling is 10mV/PC or less.

#### Additional Circuit Considerations

Other circuit considerations involve protection and common-mode voltage and noise. Thermocouple lines are often exposed to static and accidental high voltages. necessitating circuit protection. Figure 11 shows two suggested approaches. These examples are designed to prevent excessive overloads from damaging circuitry. The added series resistance can serve as part of a filter. Effects of the added components on overall accuracy should be evaluated. Diode clamping to supply lines is effective. but leakage should be noted, particularly when large current limiting resistors are used. Similarly, IC bias currents combined with high value protection resistors can generate apparent measurement errors. Usually, a favorable compromise is possible, but sometimes the circuit configuration will be dictated by protection or noise rejection requirements.

# Differential Thermocouple Amplifiers

Figure 12A shows a way to combine filtering and full differential sensing. This circuit features 120d8 DC commonmode rejection if all signals remain within the LTC1043 supply voltage range. The LTC1043, a switched capacitor building block, transfers charge between the input "flying" capacitor and the output capacitor. The LTC1043's commutating frequency, which is settable, controls rate of charge transfer, and hence overall bandwidth. The differential inputs reject noise and common-mode voltages inside the LTC1043's supply rails. Excursions outside these limits require protection networks, as previously discussed. As in Figure 9, an optional resistor pull-down permits negative readings. The 1M resistor provides a bias path for the LTC1043's floating inputs. Figure 128, for use with grounded thermocouples, subtracts sensor output from the LT1025.

# **Isolated Thermocouple Amplifiers**

In many cases, protection networks and differential operation are inadequate. Some applications require continuous operation at high common-mode voltages with severe noise problems. This is particularly true in industrial environments, where ground potential differences of 100V are




Figure 11. Input Protection Schemes




Figure 12A. Full Differential Input Thermocouple Amplifiers

common. Under these conditions the thermocouple and signal conditioning circuitry must be completely galvanically isolated from ground. This requires a fully isolated power source and an isolated signal transmission path to the ground referred output. Thermocouple work allows bandwidth to be traded for DC accuracy. With careful design, a single path can transfer floating power and isolated signals. The output may be either analog or digital, depending on requirements.

Figure 13 shows an isolated thermocouple signal conditioner which provides 0.25% accuracy at 175V commonmode. A single transformer transmits isolated power and data, 74C14 inverter I1 forms a clock (trace A, Figure 14). 12, 13 and associated components deliver a stretched pulse to the 2.2k resistor (trace B). The amplitude of this pulse is stabilized because A1's fixed output supplies 74C14 power. The resultant current through the 2.2k resisfor drives L1's primary (trace E). A pulse appears at L1's secondary (trace F. Q2's emitter). A2 compares this amplitude with A5's signal conditioned thermocouple voltage. To close its loop, A2's output strace G) drives Q2's base to force L1's secondary (pins 3-6) to clamp at A5's output value. Q2 operates in inverted mode, permitting clamping action even for very low AS outputs. When L1's secondary (trace F) clamps, its primary (trace E) also clamps. After A2 settles, the clamp value is stable. This stable clamp value represents A5's thermocouple related information. Inverter M generates a clock delayed pulse (trace C) which is fed to A3, a sample-hold amplifier. A3 samples L1's primary winding clamp value, A4 provides gain scaling and the LT1004 and associated components adjust offset. When




Figure 128.

the clock pulse (trace A) goes low, sampling ceases. When trace B's stretched clock pulse goes low, the 15-16 inverter chain output (trace D) is forced low by the 470k-75pF differentiator's action. This turns on Q1, forcing substantial energy into 1.1's primary (trace E). L1's secondary (trace F) sees large magnetic flux. A2's output (trace G)

too great, however, and A2 rails. The excess energy is dumped into the pin 1-4 winding, placing a large current pulse (trace H) into the 22<sub>4</sub>F capacitor. This current pulse occurs with each clock pulse, and the capacitor charges to a DC voltage, furnishing the circuit's isolated supply. When the 470k-75pF differentiator times out, the 15-16 output goes high, shutting off Q1. At the next clock pulse the entife cycle repeats.



Figure 14. Waveforms for Figure 12's Thermocouple Isolation




Figure 13, 0.25% Thermocouple Isolation Amplifier

Proper operation of this circuit relies on several considerations. Achievable accuracy is primarily limited by transformer characteristics. Current during the clamp interval is kept extremely low relative to transformer core capacity. Additionally, the clamp period must also be short relative to core capacity. The clamping scheme relies on avoiding core saturation. This is why the power refresh pulse occurs immediately after data transfer, and not before. The transformer must completely reset before the next data transfer. A low clock frequency (350Hz) ensures adequate transformer reset time. This low clock frequency limits bandwidth, but the thermocouple data does not require any speed.

Gain slope is trimmed at A5, and will vary depending upon the desired maximum temperature and thermocouple type. The "50mV" trim should be adjusted with A5's output at 50mV. The circuit cannot read A5 outputs below 20mV (0.5% of scale) due to Q2's saturation limitations.

Drift is primarily due to the temperature dependence of L1's primary winding copper. This effect is swamped by the 2.2k series value with the 60ppm<sup>o</sup>C residue partially

compensated by 13's saturation resistance tempoo. Overall tempoo, including the LT1004, is about 100ppm/°C, increased isolation voltages are possible with higher transformer breakdown ratings.

Figure 15's thermocouple isolation amplifier is somewhat more complex, but offers 0.01% accuracy and typical drift of 10ppm/°C. This level of performance is useful in servo systems or high resolution applications. As in Figure 13, a single transformer provides isolated data and power transfer. In this case the thermocouple information is width modulated across the transformer and then demodulated back to DC. If generates a clock pulse strace A. Figure 16) This pulse sets the 74C74 flip-flop (trace B) after a small delay generated by 12, 13 and associated components. Simultaneously, 14, 15 and Q1 drive L1's primary (trace C). This energy, received by L1's secondary (trace H), is stored in the 47 F capacitor and serves as the circuit's isolated supply. L1's secondary pulse also clocks a closed loop pulse width modulator composed of C1, C2, A3 and A4. A4's positive input receives A5's LT1025 based thermocouple signal. A4 servo-biases C2 to produce a pulse width each time C1 allows the 0.003<sub>#</sub>F capacitor (trace E)




Figure 15. 0.01% Thermocouple Isolation Amplifier

to receive charge via the 430k $\Omega$  resistor. C2's output width is inverted by 16 (frace F), integrated to DC by the 47k. 0.68 $_{\rm F}$ F filter and fed back to A4's negative input. The 0.68 $_{\rm F}$ F capacitor compensates A4's feedback loop. A4 servo controls C2 to produce a pulse width that is a function of A5's thermocouple related output. 16's low loss MOS switching characteristics combined with A3's supply stabilization ensure precise control of pulse width by A4. Operating frequency, set by the 11 oscillator on L1's primary side, is normally a stability concern, but ratios out because it is common to the demodulation scheme, as will be shown.

16's output width's (trace F) negative-going edge is differentiated and fed to 17. 17's output (trace G) drives Q3. Q3 puts a fast spike into L1's secondary (trace H). "Sing around" behavior by C1 is gated out by the diode at C2's positive input. Q3's spike is received at L1's primary, pins 7 and 3. Q2 serves as a clocked synchronous demodulator. pulling its collector low (trace D) only when its base is high and its emitter is low (e.g., when L1 is transferring data. not power). Q2's collector spike resets the 74C74 flip-flop. The MOS flip-flop is driven from a stable source (A1) and it is also clocked at the same frequency as the pulse width modulator. Because of this, the DC average of its Q output depends on A5's output. Variations with supply, temperature and 11 oscillator frequency have no effect. A2 and its associated components extract the DC average by simple filtering. The 100k potentiometer permits desired gain scaling. Because this scheme depends on edge timing at the flip-flop, the delay in resetting the 0.003µF capacitor causes a small offset error. This term is eliminated by matching this delay in the 74C74 "set" line with the previously mentioned 12–13 delay network. This delay is set so that the rising edge of the flip-flop output (trace B) corresponds to 16's rising edge. No such compensation is required for falling edge data because circuit elements in this path (17, Q3, L1 and Q2) are wideband. With drift matched LT1004s and the specified resistors, overall drift is typically 10ppm³C with 0.01% linearity.



Figure 16. Pulse-Width-Modulation Based Thermocouple Isolation Amplifier Waveforms




Figure 17. Digital Output Thermocouple Isolator

#### Digital Output Thermocouple Isolator

Figure 17 shows another isolated thermocouple signal conditioner. This circuit has 0.25% accuracy and features a digital (pulse width) output. 11 produces a clock pulse (trace A, Figure 18). 12-15 buffers this pulse and biases Q1 to drive L1. Concurrently, the 680pF-10k values provide differentiated spike (trace B), setting the 74C74 flip-flop (trace C). L1's primary drive is received at the secondary.




Figure 18. Waveforms for Digital-Output Thermocouple Isolator

The 10<sub>s</sub>F capacitor charges to DC, supplying isolated power. The putse received at L1's secondary also resets the 0.05<sub>s</sub>F capacitor (trace D) via the inverters (16, 17, 18) and the 74C906 open drain buffer. When the received putse ends, the 0.05<sub>s</sub>F capacitor charges from the Q2-Q3 current source. When the resultant ramp crosses C1's threshold (A1's thermocouple-related output voltage) C1 switches high, tripping the I9-111 inverter chain. I11 (trace E) drives L1's secondary via the 0.01<sub>s</sub>F capacitor (trace F). The 33k-100pF filter prevents regenerative "sing around". The resultant negative-going spike at L1's primary biases Q4, causing its collector (trace G) to go low. Q4 and Q5 form a clocked synchronous demodulator which can pull the 74C74 reset pin low only when the clock is low. This condition occurs during data transfer, but not during power


transfer. The demodulated output (trace H) contains a single negative spike synchronous with C1% (e.g., 111's) output transition. This spike resets the flip-flop, providing the circuit output. The 74C74's width output thus varies with thermocouple temperature.

#### **Linearization Techniques**

It is often desirable to linearize a thermocouple based signal. Thermocouples' significant nonlinear response requires design effort to get good accuracy. Four techniques are useful. They include offset addition, breakpoints, analog computation, and digital correction. Offset addition schemes rely on biasing the nonlinear "bow" with a constant term. This results in the output being high at low scale and low at high scale with decreased errors between these extremes (Figure 19). This compromise reduces overall error. Typically, this approach is limited to slightly nonlinear behavior over wide ranges or larger nonlinearity over narrow ranges.

Figure 20 shows a circuit utilizing offset linearization for a type S thermocouple. The LT1025 provides cold junction compensation and the LTC1052 chopper stabilized amplifier is used for low drift. The type S thermocouple output slope varies greatly with temperature. At 25°C it is 6x½°C, with an 11x½°C slope at 1000°C. This circuit gives 3°C accuracy over the indicated output range. The circuit, similar to Figure 10, is not particularly unusual except for the offset term derived from the LT1009 and applied through R4. To calibrate, trim R5 for  $V_{OUT}$  = 1.669 at  $V_{IN}$  = 0.000mV. Then, trim R2 for  $V_{OUT}$  = 9.998V at T = 1000°C or for  $V_{IN}$  (+ input) = 9.585 mV.

Figure 21, an adaption of a configuration shown by Sheingold (reference 3), uses breakpoints to change circuit gain as input varies. This method relies on scaling of the input






Figure 19. Offset Curve Fitting

•

Figure 20. Offset Based Linearization

and feedback resistors associated with A2-A6 and A7's reference output. Current summation at A8 is linear with the thermocouple's temperature. A3-A6 are the breakpoints, with the diodes providing switching when the respective summing point requires positive bias. As shown, typical accuracy of 1°C is possible over a 0°C-650°C sensed range.

Figure 22, also derived from Sheingold reference 31, yields similar performance but uses continuous function analog computing to replace breakpoints, minimizing amplifiers and resistors. The AD538 combines with a single breakpoint and appropriate scaling to linearize response. The causality of this circuit is similar to Figure 22; the curve fit mechanism (breakpoint vs. continuous function) is the primary difference.

Digital techniques for thermocouple linearization have become quite popular. Figure 23, developed by Guy M. Hoover and William C. Rempter, uses a microprocessor fed from a digitized thermocouple output to achieve finearization. The great advantage of digital techniques is elimination of trimming. In this scheme a large number of breakpoints are implemented in software.

The 10-bit LTC1091A A/D gives 0.5°C resolution over a 0°C to 500°C range. The LTC1052 amplifies and filters the thermocouple signal, the LT1025A provides cold junction compensation and the LT1019A provides an accurate reference. The J type thermocouple characteristic is linearized digitally inside the processor. Linear interpolation between known temperature points spaced 30°C apart introduces less than 0.1°C error. The 1024 steps provided by the LTC1091 (24 more than the required 1000) ensure 0.5°C resolution even with the thermocouple curvature.

Offset error is dominated by the LT1025 cold junction compensator which introduces 0.5°C maximum, Gain error is 0.75°C max because of the 0.1% gain resistors and, to a lesser extent, the output vottage tolerance of the LT1019A and the gain error of the LTC1091A. It may be reduced by trimming the LT1019A or gain resistors. The LTC1091A keeps linearity better than 0.15°C. The LTC1052's 5µV offset contributes negligible error (0.1°C or less). Combine errors are typically inside 0.5°C. These errors don't include the thermocouple diself. In practice, connection and

wire errors of 0.5°C to 1°C are not uncommon. With care, these errors can be kept below 0.5°C.

The 20k-10k divider on CH1 of the LTC1091 provides low supply voltage detection (the LT1019A reference requires a minimum supply of 6.5V to maintain accuracy). Remote location is possible with data transferred from the MCU to the LTC1091 via the 3 wire serial port.

Figure 24 is a complete software listing\* of the code required for the 68HC05 processor. Preparing the circuit involves loading the software and applying power. No trimming is required.

rinclusion of a software based circuit was not without attendant conscience searching and pain on the author's part. Hopefully the Analog Faintful will tolerate this transgression. Em sorty everybody, it just works too eet?

#### References

- Seebeck, Thomas Dr., "Magnetische Polarisation der Metalte und Erze durch Temperatur-Dritterenz". Abhaandlungen der Preussischen Akademic der Wissenschaften (1822-1823), pp. 265-373.
- 2. Williams, J., "Designer's Guide to Temperature Sensors", EDN, May 5, 1977.
- Shempold, D.H., "Nonlinear Circuits Handbook", Analog Devices, Inc., pg. 92–97.
- "Omega Temperature Measurement Handbook",
   Omega Engineering, Stamford Connecticut.
- "Practical Temperature Measurements", Hewlett-Packard Applications Note #290, Hewlett-Packard.
- Thermocouple Reference Tables, NBS Monograph 125, National Bureau of Standards.
- Manual on the Use of Thermocouples in Temperature Measurement, ASTM Special Publication 470A.




Figure 21. Breakpoint Based Linearization (see Reference 3)




Figure 22. Continuous Function Linearization (see Reference 3)




Figure 23. Processor Based Linearization

```
TYPE J THERMOCOUPLE LINEARIZATION PROGRAM
                              WRITTEN BY GUY HOOVER LINEAR TECHNOLOGY CORPORATION
                              REV 1 10/4/87
                              N IS NUMBER OF SEGMENTS THAT THERMOCOUPLE RESPONSE IS DIVIDED INTO
                              TEMPERATURE (*C) = M-X + B
                              M IS SLOPE OF THERMOCOUPLE PESPONSE FOR A GIVEN SEGMENT
                              KIS AD OUTPUT - SEGMENT END POINT
                             BIS SEGMENT START POINT IN DEGREES (*C - 2)
                     SXT 539 574 58C SEE 5128 5190,6262 $330 $397
                                                                              TABLEFORX
           FDB
DPG
FDB
ORG
FCB
ORG
OPT
                    $8500 $870A $758A $700A $70AF $78CE $785A $102A $101F $181A ... TABLE FOR W
                    $00.$30.$78,$64,$F0.$120.$190.$256.$220.$364
                                                                              TABLE FOR S
                    SIGEF
                                                                              N - 2
                    517
                    $0100
           STA
                             LOAD CONFIGURATION DATA INTO SOA
                             CONFIGURATION DATA FOR PORT A DOR
                    #$30
                             LOAD CONFIGURATION DATA INTO PORT A
                             CONFIGURATION DATA FOR PORT & DOR
           STA
                             LOAD CONFIGURATION DATA INTO POPT B
                             CONFIGURATION DATA FOR PORT CODE
                             LOAD CONFIGURATION DATA INTO PORT C
                     HOUSEKP INITIALIZE ASSORTED REGISTERS
WES92L
           400
                             DI WORD FOR LTC1091 CHC WIRESPECT TO GND MISE SIRST
          STA
                             STORE IN DA BUCEER
                    READS.
                             READLTC1091
           JSA
LINEAR
                             LOAD SEGMENT COUNTERINTO
DOAGAIN
           LDA
                           LOAD LSBs OF SEGMENT N
                   $1000 k
           574
                             STORE LSBs NV $55
                   255
                             DECREVENT X
           DECY
                   $1000.X LOAD MSBs OF SEGMENT N
                   $54
SUBTROT
                             STORE MS8s IN $54
                   SEGMENT
                   BCCA
                             DECREMENTX
                   DOAGAIN
SEGMENT
                   $1070 X LOAD MS8s OF SLOPE
          STA
                   $54
                            STORE MSBs IN $54
                             INCREMENT X
          LDA
                   11020 #
                           LOAD LSBs OF SLOPE
          STA
                            STORE LSBs IN SSS
          JSR
LDA
                    TOMULT RETURNS RESULT IN $61 AND $62
                           LOAD LSBs OF BASE TENF
                   $1040 X
          STA
                            STORE LSBs IN $55
          DECK
                             DECREMENT X
                           LOAD MSBs OF BASE TEMP
          STA
          JSR
LDA
STA
CHECK
                            D. WORD FOR CHY
                             LOAD Da WORD INTO $50
                   READ91
                            READ BATTERY VOLTAGE
                            LOAD MSB OF MIN BATT VOLTAGE
          STA
                            PUT IN MSB OF SUBTRACT BUFFER
                   $54
                   *SCC
                            LOAD LSB OF MIN BATT VOLTAGE
                             PUT IN LSB OF SUBTRACT BUFFER
```




Figure 24. Code for Processor Based Linearization

Obtaining good accuracy in thermocouple systems mandates care. The small thermocouple signal voltages require careful consideration to avoid error terms when signal processing. In general, thermocouple system accuracy better than 0.5°C is difficult to achieve. Major error sources include connection wires, cold junction uncertainties, amplitier error and sensor placement.

Connecting wires between the thermocouple and conditioning circuitry introduce undesired junctions. These junctions form unintended thermocouples. The number of junctions and their effects should be minimized, and kept isothermal. A variety of connecting wires and accessories are available from manufacturers and their literature should be consulted (reference 4).

Thermocouple voltages are generated whenever dissimilar materials are joined. This includes the leads of IC packages, which may be kovar in TO-5 cans, alloy 42 or copper in dual-in-line packages, and a variety of other materials in plating finishes and solders. The net effect of these thermocouples is "zero" if all are at exactly the same temperature, but temperature gradients exist within IC packages and across PC boards whenever power is dissipated. For this reason, extreme care must be used to ensure that no temperature gradients exist in the vicinity of the thermocouple terminations, the cold junction compensator (e.g., LT1025) or the thermocouple amplifier. If a gradient cannot be eliminated, leads should be positioned isothermally, especially the LT1025 RT and appropriate output pins, the amplifier input pins, and the gain setting resistor leads. An effect to watch for is amplifier offset voltage warm-up drift caused by mismatched thermocouple materials in the wire-bond/lead system of the IC package. This effect can be as high as tens of microvolts in TO-5 cans with kovar leads. It has nothing to do with the actual offset drift specification of the amplifier and can occur in amplifiers with measured "zero" drift. Warm-up crift is directly proportional to amplifier power dissipation. It can be minimized by avoiding TO-5 cans, using low supply current amplifiers, and by using the lowest possible supply voltages. Finally, it can be accommodated by calibrating and specifying the system after a five minute warm-up

A significant error source is the cold junction. The error takes two forms. The subtractive voltage produced by the cold junction must be correct. In a true cold junction in § , ice point reference) this voltage will vary with inability to maintain the desired temperature, introducing error. In a cold junction compensator like the LT1025, error occurs with inability to sense and frack ambient temperature. Minimizing sensing error is the manufacturer's responsibility (we do our best!), but tracking requires user care. Every effort should be made to keep the LT1025 isothermal with the cold junction. Thermal shrouds, high thermal capacity blocks and other methods are commonly employed to ensure that the cold junction and the compensator are at the same temperature.

Amplifier offset uncertainties and, to a lesser degree, bias currents and open loop gain should be considered. Amplifier selection criteria is discussed in the text under "Amplifier Selection."

A final source of error is thermocouple placement. Remember that the thermocouple measures its own temperature. In flowing or fluid systems, remarkably large errors can be generated due to effects of laminar flow or eddy currents around the thermocouple. Even a "simple" surface measurement can be wildly inaccurate due to thermal conductivity problems. Siticone thermal grease can reduce this, but attention to sensor mounting is usually required. As much of the sensor surface as possible should be mated to the measured surface. Ideally, the sensor should be tightly mounted in a drilled recess in the surface. Keep in mind that the thermocouple leads act as heat pipes, providing a direct thermal path to the sensor. With high thermal capacity surfaces this may not be a problem, but other situations may require some thought. Often, thermally mating the lead wire to the surface or coiling the wire in the environment of interest with minimize heat biding effects.

As a general rule, skeptroism is warranted, even in the most obviously simple" situations. Experiment with several sensor positions and mounting options it measured results agree, you relocably, on their gnt track it not their thack and try again.

# New Developments in RS232 Interfaces

#### Robert Dobkin

New RS232 interface chips have been developed that offer significant advantages over older devices such as the 1488 and 1489. The new RS232 interface ICs improve speed, power, voltage supply requirements, and protection over older devices. Further, the new chips are easier to use, requiring fewer external components and may be turned off to a "zero" power supply current condition for use in battery powered systems.

The new RS232 drivers are implemented in a monolithic bipolar technology. A unique output stage was designed that provides large output swings, minimizing power supply voltage requirements, while retaining outstanding overtoad protection features. The outputs can be driven beyond the power supply voltage without drawing excessive current or forcing current back into the power supplies. Of course, current limiting is included to protect against short circuit conditions.

Initial consideration of technologies for implementing RS232 interfacing might include CMQS as a possible technology for this type of application. Power supply requirements are fow, output voltage swing is high, and higher voltage CMOS technologies are available to allow operation up to ±15V. Consciention of some of the problems associated with CMOS decreases its attractiveness for RS232 drivers.

Inherent in the CMOS structure, are diodes between the drain and source of the CMOS devices and the power supplies as is shown in Figure 1. A requirement of RS232 interfaces is the ability to withstand voltage applied to the output pins. With a CMOS output stage this is achieved with the inclusion of a 3002 resistor in series with the output. (The resistor is similar to the resistors included in older drivers.) It protects the interface chip, but still allows damage to other devices powered by the same supply.

A problem occurs when the output of a driver which is powered from the 5V logic supply is connected to an external 12V or 15V source as is allowed by the RS232 specification. External current flows through the 3009 limiting resistor, through the diodes, which are a part of the CMOS structure, and into the power supply. This forces the power supply to 12V or 15V damaging the 5V logic that is connected to the supplies. This problem can even cause latchup if the logic supply is off when external RS232 signals feed voltage into the supply. This problem did not usually exist in the past, because the RS232 interfaces were powered by separate ± 12V supplies.

ESD damage is probably the most trequent cause of failure of interface chips. Bipolar devices are relatively rugged but still can be damaged by ESD. System requirements for ESD may be as high as 20kV. No IC can withstand that much voltage without external protection.

A requirement of the RS232 specification is the ability to withstand ± 25V input signals. The CMOS LTC1045 which is used as an RS232 receiver has been designed to operate with reternal resistors in series with the input. These resistors allow very large voltage swings at the input pins and provide

ESD protection to the IC. Using on-chip resistors precludes the use of the optimum ESD protection structures, so CMOS devices may be more sensitive to ESD destruction at their inputs.




Figure 1. CMOS Line Driver Showing Parasitic Diodes to the Power Subplies

The output stage of the bipolar drivers is shown in Figure 2. Opposed collector NPN and PNP transistors give the widest possible output swings. The PNP transistor with swing to within 200mV of the positive supply while the NPN transistor with its associated Schoftky diode will swing within about 900mV of the negative supply. If the output voltage is forced above the positive supply the emitter base junction of the PNP transistor reverse biases, and no current flows into the supply. The device is unaffected by external voltage up to the breakdown voltage of the transistor. If the output is forced below the negative supply, the Schoftky diode reverse biases and prevents external current flow into the chip. Capacitor C1 is used to control the output see wate so that no frequency compensation components are required to meet the RS232 specification of 4Vi/s to 30Vi/s.




Figure 2. Hew Bipolar Driver Output Stage

Typically the slew rate of these drivers is about 8-10V<sub>i.e.</sub>. This allows them to be used successfully up to about 64k baud. The output slew rate of the bipotar drivers is well controlled by an internal capacitor and relatively independent of load resistance or capacitance. The bipolar receiver is relatively straightforward utilizing a level detector with hysteresis to set the trip point. Nominally the trip point is set at about 1.5V with 200mV of hysteresis. The receivers go into a high output state with an open input. The receivers outputs are both TTL and CMOS compatible.

For an application with a 12-bit A/D convener with a 10V full scale to a 1/2LSB error maximum:

$$F_{max} = \frac{2^{-(12-1)}}{\pi (0.5 \times 10^{-9})} = 77.7 \text{kHz}$$

Track-to-hold offset is caused by the transfer of charge to the holding capacitor via the gate capacitance of the switch when switching into hold. Since the gate capacitance couples the switch-control voltage applied to the gate on to the hold capacitor, the resulting track-to-hold offset is a function of the logic level applied to the gate and the change in the gate capacitance over temperature.

#### HOLD MODE

In the hold mode there are two important specifications that must be considered; feedthrough and the droop rate. Feedthrough errors appear as an attenuated version of the input at the output while in the hold mode. Hold-Mode feedthrough varies with frequency, increasing at higher frequencies. Feedthrough is an important specification when a track and hold follows an analog multiplexer that switches among many different channels.

Hold-mode droop rate is the change in output voltage per unit of time while in the hold mode. Hold mode droop originates as leakage from the hold capacitor, of which the major leakage current contributors are switch leakage current and bias current The rate of voltage change on the capacitor dV/dt is the ratio of the total leakage current It to the hold capacitance CH.

Droop Rate = 
$$\frac{dV_{OUT}}{dt}$$
 (Volts/Sec) =  $\frac{I_L(pA)}{CutoF}$ 

For the AD365 in particular;

Additionally the leakage current doubles for every 10°C increase in temperature above 25°C; therefore, the hold-mode droop rate characteristic will also double in the same fashion

Since a track and hold is used typically in combination with an A-D converter, then the total droop in the output voltage has to be less than 1/2LSB during the period of a conversion. The aximum allowable signal change on the input of an A/D converter

$$\Delta V \max = \frac{\text{Full Scale Voltage}}{2^{(N-1)}}$$

Once the maximum AV is determined then the conversion time of the A-D converter (tooky) is required to calculate the maximum allowable d'

the previous equation is

naximum expected operating the limit not only at 25°C but at he operating temperature temperature range. Therefore, or range the following criteria must be net (Toperation - 25°C)

$$\frac{dV 25'C}{dt} \times 2^{\frac{(17C)}{4C}} \le \frac{dV \max}{dt}$$

#### HOLD-TO-TRACK TRANSITION

The Nyquist theorem states that a band-liv sampled at a rate at least twice the maxim: can be reconstructed without loss of informa-

ignal which is al frequency This means

that a sampled data system must sample, convert and acquire the next point at a rate at least twice the signal frequency. Thus the maximum input frequency is equal to

Where Tarm is the acquisition time of the sample-to-hold amplifier. Tax is the maximum aperture time (small enough to be ignored) and Tooky is the conversion time of the ND CURVERTER.

# DATA ACQUISITION SYSTEMS

The fast acquisition time of the AD365 when used with a high speed A/D converter allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. The AD365 can be used with a number of different A/D converters to achieve high throughput rates. Figures 23 and 24 show the use of an AD365 with the AD578 and AD574A.




Figure 23. A D Conversion System, 117.6kHz Throughput 53.8kHz Max Signal Input




Figure 24. 12-Bit A D Conversion System, 26.3kFiz Throughout Rate, 13.1kHz Max Signal Input



# **Integrated Circuit Precision Instrumentation Amplifier**

#### FFATURES

Programmable Gains from 0.1 to 1000 Differential Inputs High CMRR: 110dB min

Low Drift: 24V/C max (L)


Complete Input Protection, Power ON and Power OFF Functionally Complete with the Addition of Two Resistors Internally Compensated

Gain Bandwidth Product: 40MHz

**Output Current Limited: 25mA** Very Low Noise: 0.5µV p.p. 0.1Hz to 10Hz, RTI @ G = 1000

Chips are Available

# AD521 PIN CONFIGURATION





#### PRODUCT DESCRIPTION

The AD521 is a second generation, low cost, monolithic IC instrumentation amplifier developed by Analog Devices. As a true instrumentation amplifier, the AD521 is a gain block with differential inputs and an accurately programmable input/ output gain relationship.

The AD521 IC instrumentation amplifier should not be confused with an operational amplifier, although several manufacturers (including Analog Devices) offer op amps which can be used as building blocks in variable gain instrumentation amplifier circuits. Op amps are general-purpose components which, when used with precision-matched external resistors, can perform the instrumentation amplifier function.

An instrumentation amplifier is a precision differential voltage gain device optimized for operation in a real world enviforment, and is intended to be used wherever acquisition of a useful signal is difficult. It is characterized by high input impedance, balanced differential inputs, low bias currents and

As a complete instrumentation amplifier, the AD521 requires only two resistors to set its gain to any value between 0.1 and 1000. The ratio matching of these resistors does not affect the high CMRR (up to 120dB) or the high input impedance (3 X 10°Ω) of the AD521. Furthermore, unlike most operational Amplifier-based instrumentation amplifiers, the inputs are protected against overvoltages up to ±15 volts beyond the supplies.

The AD521 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical "I" grade, the low drift "K" grade, and the lower drift, higher linearity "L" grade are specified from 0 to

+70°C. The "S" grade guarantees performance to specification over the extended temperature range; -55°C to +125°C.

#### PRODUCT HIGHLIGHTS

- 1. The AD521 is a true instrumentation amplifier in integrated circuit form, offering the user performance comparable to many modular instrumentation amplifiers at a fraction of the cost.
- 2. The AD521 has low guaranteed input offset voltage drift. (2µV/C for L grade) and low noise for precision, high gain
- 3. The AD521 is functionally complete with the addition of two resistors. Gain can be preset from 0.1 to more than
- 4. The AD521 is fully protected for input levels up to 15V beyond the supply voltages and 30V differential at the
- 5. Internally compensated for all gains, the AD521 also offers the user the provision for limiting bandwidth.
- 6. Offset nulling can be achieved with an optional trim pot.
- 7. The AD521 offers superior dynamic performance with a gain-bandwidth product of 40MHz, full peak response of 100kHz (independent of gain) and a settling time of Sus to 0.1% of a 10V step.

SPECIFICATIONS (typical e Vs = ±15V, Rt = 2kΩ and TA = 25°C unless otherwise specified) A 115 mg/

ODEL -	Table 1984 Control of the Control	ADSTIJD	ADSTIND	-ADSSILD	AD11130 (AD11130488)@
AlN				Sec. 3. 147 .	1.3.14
Range (For Specified Operation).	lace 13	1 to 1000	:	* 15 5 5	* * * * * * * * * * * * * * * * * * * *
Equition		G - R <sub>2</sub> /R <sub>G</sub> V/V	•		· _ · · ·
Errar from Equation		(10) 23 -6 004GY4	-	•	
Nonhometry (Nate 2) 14C4(100)		475 mu	•	0.1% mag	• '
Good Temperarert Cuellistem		\$1) 10 45Gippm/C	•	• • • • • • • • • • • • • • • • • • • •	\$115 JO 4G pp.
WIPVT CHARACTERISTICS					
Rated Duspet		, 1907, 190mA mes	•	•	•
Dates of Managers Operating 1	t mperature .	tiov e lan ma	•	•	•
Imprésent	•	• 1S	•	•	٠,
YNAMIC RESPUNSE					
Small Signal Bandwidth (1948)	1				:
G · I		>2900	•	•	•
G+10		JONE Ha	•	•	•
G - Luo		201444	•	•	•
G = \$000		AUL012	•	•	•
Small Signal, 21 0% Flatness					
6-1		751 Hz	•	•	•
G - 10	•	244.014	•	•	•
C = 100		24636e	•	•	•
G + 14801		4114	•	•	•
Full Peak Berpring (Nore 3)		100517	•	:	•
Slew Mate, India likes		101 μ4	•	~	-
Settling Time lony 10V step to	other 10mV of Final Value)		_		
G-1		7µ1	-	-	:
G • 10		Sus		-	
G = 100		lus	:	-	-
G = 10×10		13 pt	•	-	-
Differennal Overload Recovery	2104 tubet to metric				
10mV of Final Value (Note 4)					
C • 10(*)		5054	•		•
Cummun Mode Step Recovery	197, Jubrit to mitting				
10mV of Final Value) (Note 5)		the second secon	_		_
C = 1000		Idys			<u> </u>
VILLALL OFFSET imp, be multi	J)				
Input Other Voliage (Vog.)		JmY max (2mY typ)	1.3mV mes so 1mV typt	1 0mV max (0 5mV typ)	
ss. Temperature		ISHV C MAR IZHV C TYPI	SuV/Cmac (1 SuV/Ciyp)	ZuV/°C man	
ns. Supply		JgV. 6			
Output Offset Voltage (Vong)		400mV max (200mV typ) 400µV °C max (230µV °C typ)	200mV max (30mV typ)	100mV max 73μV/°C max	:-
s), Temperature		400µV C max (110µV C (yp)	LSONAL (SONAL) C the	1384. CHTS	
vs. Supply (Note 6)		6.005V <sub>0101</sub> /N			<u></u>
INPUT CURRENTS					
Input Bus Current feither inpu	1	BONA MAS	40nA mas	••	•• .
vs. Temperature		Indi <sup>o</sup> C mar	509pA/Cmt	••	••
ns Supply		2~V	•	•	•
Japut Offset Current		20nA mas	19nA mus	••	••
vs. Temperatust		250pA. Cmax	\$2574/C mil	••	••
INPUT					
Differential Input Impedance (	late 2)	3 x 10° ftt1 8pf	•	•	
Common Horde Input Impeden	e (Note 1)	6 = 101 * This op#	•	•	
Input Voltage Range for Specif					
(with respect to ground)		110V	•	•	
Maximum Voltage without Dar	inge to Unit, Power ON				
or OFF Differential Mide 1	ore 9)	30 °	•	• .	•
Voltage at eicher input thor		V5 =15V	•	•	•
Common Mode Rejection Ratio	DC to 60H1 with 1kD	· ·			
source unbalance					
G · t		70dB min (74dB typ)	7448 min (8048 typ)	••	
G - 10		9038 min 19438 (yp)	9448 Min (10015 (vp)	••	••
G • 100		(4 (1 BLF01 sum BL001	1044B min (1144B typ)	••	
G = toxx		10348 min H BAJB (Sp)	\$1948 min (12048 (50)		**
NOISE					
Voltige RTO 19-91 2 0 1911 to	INH (Note 10)	Vin 1G)1 - 223,1 aV	•	•	
AMS ATO, 10He to 10kHs		√(1 361 - 1341 WV	•	•	•
Input Eurent, rms, juite to 3:	Litta	15p.5 (ms)	•	•	
REFERENCE TERMINAL					
Bus Contest		3µA	•	• *	
Input Resistance		ioνiΩ	•	•	
Value Range		2105	•	•	
Gun to Dutput		1	•	•	
POWER SUPPLY					
		29V to 218V		•	
Operating Voltage Range		3mA max	•	•	
Quescent Supply Current					
TEMPERATURE RANGE			_		_
Specified Performance		6 to -70°C -25°C to +85°C	:	•	-37 C to +123
			-		-55°C to +125
Operating :					-,, - 10 -,,,,
Ztotage	·	-45°C to -150°C	<u> </u>	<u> </u>	-77 (10 -77)
Operating Storage  PACKAGE OPTION <sup>3</sup> Ceramic (D-34)		45°C 10 -130°C	ADIRLAD	ADSSILO	ADSZISD

# Applying the AD521

- 1. Gains below 1 and above 1000 are realized by simply adjusting the gain setting resistors. For best results, voltage at either input should be restricted to \$10V for gains equal to or less than 1.
- 2. Monlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output range of ±9 volts. With a combination of high gain and ±10 volt output swing, distortion may increase to as much as 0.3%.
- 3. Full Peak Response is the frequency below which a typical amplifier will produce full output swing.
- 4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30V differential input with 15V of common mode voltage, to within 10mV of final value. The test input is a 30V, 10µs pulse at a 1kHz rare. (When a differential signal of greater than 11V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes tempersture gradients and a corresponding change in offset voltage, as well as added thermal time constant, but will not damage the device.)
- 5. Common Mode Step Recovery is the time it takes the amolifier to recover from a 30V common mode input with zero volts of differential signal to within 10mV of final value. The test input is 30V, 10us pulse at a 1kHz rate. (When a com-

mon mode signal greater than V<sub>5</sub> =0.5V is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as an added thermal time constant, but will not damage the device.)

- 6. Output Offset Voltage versus Power Supply Change is a constant 0.005 times the unnulled output offset per percent change in either power supply. If the output offset is milled, the output offset change versus supply change is substantially reduced.
- 7. Differential Input Impedance is the impedance between the
- 8. Common Mode Input Impedance is the impedance from either input to the power supplies.
- 9. Maximum Input Voltage (differential or at either input) is 30V when using ±15V supplies. A more general specification is that neither input may exceed either supply (even when Vs = 0) by more than 15V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)
- 10. 0.1 Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise observed duri . of 3 seperate 10 second periods with the test circuit of Figure 8.

#### **DESIGN PRINCIPLE**

Figure 1 is a simplified schematic of the AD521. A differential input voltage, Vps, appears across RG causing an imbalance in the currents through Q1 and Q2, \( \D1 = V\_{BV}/R\_G\). That imbalance is forced to flow in Ry because the collector currents of Q1 and Q4 are constrained to be equal by their biasing (current mirror). These conditions can only be satisfied if the differential voltage across Rs (and hence the output voltage of the AD521) is equal to Al X Rs. The feedback amplifier, AFB

performs that function. Therefore,  $V_{OUT} = \frac{V_{IN}}{R_C} \times R_S$  or  $\frac{V_{OUT}}{V_{IN}} = \frac{R_S}{R_G}$ 




Figure 1. Simplified AD521 Schematic

Considerations were as AD1211D "Secuficames were as AD121XB.

# Use the LM158/LM258/ LM358 Dual, Single Supply Op Amp

National Semiconductor **Application Note 116** Jim Sherwin



#### INTRODUCTION

Use the LM158/LM258/LM358 dual op amp with a single supply in place of the LM1458/LM1558 with sold supply and reap the profits in terms of:

- a input and output voltage range down to the negative (ground) rail
- b. Single supply operation
- c. Lower standby power dissipation
- d. Higher output voltage swing
- e. Lower input offset current
- I, Generally similar performance otherwise

The main advantage, of course, is that you can eliminate the negative supply in many applications and still retain equivalent on amp performance. Additionally, and in some cases more importantly, the input and output levels are permitted to swing down to ground (negative rail) potential. Table f shows the relative performance of the two in terms of guaranteed and/or typical specifications.

In many applications the LM158/LM258/LM358 can also be used directly in place of LM1558 for split supply opera-


#### SINGLE SUPPLY OPERATION

The LM1458/LM1558 or similar op amps exhibit several important limitations when operated from a single positive (or negative) supply. Chief among these is that input and output sional swing is severely limited for a given supply as shown in Floure 1. For linear operation, the input voltage must not reach within 3 volts of ground or of the supply, and output range is similarly limited to within 3-5 volts of ground or supply. This means that operation with a + 12V supply could be limited as low as 2 Vp-p output swing. The LM358 however, allows a 10.5 Vp-p output swing for the same 12V supply. Admittedly these are worst case specification limits, but they serve to illustrate the problem.

TABLE I. Comparison of Dual Op Ampa LM1458 and LM358

Characteristic	LM1458	LM358	
Vio	8 mV Max	7 mV Max	
CM V <sub>I</sub>	24 Vp-p*	0-28.5V*	
l <sub>10</sub>	200 nA	50 nA	
los	500 nA	-500 nA	
CMAR	60 dB Min <b>€</b> 100 Hz 90 dB Typ	85 d8 Typ ● DC	
en @ 1 kHz, R <sub>GEN</sub> 10 kΩ	45 nV/∉Hz Typ	40 nV/vHz Typ**	
Z <sub>IN</sub>	200 M/1 Typ	Тур 100 МП	
Avol	20k Min 160k Typ	100k Typ	
l <sub>c</sub>	1.1 MHz Typ	1 MHz Typ**	
Pew	14 kHz Typ	11 kHz Typ**	
dV <sub>o</sub> /dt	0.6V/µs Typ	0.5V/μs Typ**	
Vo & AL - 10k/2k	24/20 Vp-p*	28.5 Vp-p	
lsc	20 mA Typ	Source 20 mA Min (40 Typ) Sink 10 mA Min (20 Typ)	
PSAR ● DC	37 dB Min 90 dB Typ	100 dB Typ	
10 (AL = ∞)	8 mA Max	2 mA Max	

<sup>1</sup> From laboratory measurement







FIGURE 1, Worst Case Signal Levels with + 12V Supply






FIGURE 2. Operating with AC Signals

#### AC GAIN

٠,

ý

For AC signals the input can be capacitor coupled. The input common mode and quiescent output voltages are fixed at one-half the supply voltage by a resistive divider at the non-inverting input as shown in Figure 2. This quiescent output could be set at a lower voltage to minimize power dissipation in the LM358, if desired, so long as V<sub>O</sub> ≥ V<sub>IN</sub> pk. For the LM1458 the quiescent output must be higher, V<sub>O</sub> ≥ 3V + V<sub>IN</sub> pk thus, for small signals, power dissipation is much greater with the LM1458, Example: Required  $V_{\Omega} = V_{\Omega} \pm 1V$ pk into 2k, Vsupply = as required. Find quiescent dissipation in load and amplifier for LM1458 and LM358.

LM358	LM1458
Vq = + 1V	Va = 4V
VSUPPLY = + 3.5V	VSUPPLY = 8V
$P_{LOAD} = \frac{E_L^2}{R_L} = \frac{1}{2k} = 0.5 \text{ mW}$	$P_{LOAD} = \frac{4^2}{2k} = 8 \text{ mW}$
PD=VsIs+(Vs-Vo)IL	PD=PB+(Vs-Va) /
= 3.5V × 0.7 mA + (3.5 – 1) $\frac{1V}{2k}$	$= 22 \text{ mW} + (8-4)\frac{4V}{2h}$
Po= 2.45 + 1.25 = 3.7 mW	$P_D = 22 + 8 = 30 \text{ mW}$
PTOTAL = 3.7 + 0.5 = 4.2 mW	P <sub>TOTAL</sub> = 30 + 8 = 38 mW
*From typical characteristics	*From typical characteristics

The LM1458 requires over twice the supply voltage and nearly 10 times the supply power of the LM358 in this appli-

# INVERTING DC GAIN

Connections and biasing for DC inverting gain are essentially the same as for the AC coupled case. Note, of course, that the output cannot swing negative when operated from a single positive supply. Figure 3 shows the connections and signal limitations.

#### NON-INVERTING DC GAIN

The non-inverting gain connection does not require the Vo biasing as before; the inverting input can be returned to ground in the usual manner for gains greater than unity, (see Figure 4). A tremendous advantage of the LM358 in this connection is that input signals and output may extend all the way to ground; therefore DC signals in the low-millivolt range can be handled. The LM1458 still requires that VIN = 3-17V. Therefore maximum gain is limited to Av = (VO-3)/3, or Ay max = 5.4 for a 20V supply.

There is no similar limitation for the LM358.


<sup>\*</sup>Based on Vs = 30V on LM358 only, or Vs \* z 15V

<sup>&</sup>quot;From data sheet typical curves

An interesting and unusual characteristic is that I<sub>M</sub> has a zero temperature coefficient. This means that matched resistance is not required at the input, allowing omission of one resistor per op amp from the circuit in most cases.

#### BALANCED SUPPLY OPERATION

The LM358 will operate satisfactority in balanced supply operation so long as a load is maintained from output to the negative supply.







FIGURE 3, Typical DC Coupled Inverting Gain







FIGURE 4. Typical CC Coupled Non-Inverting Gain



Crossover (distortion) occurs at V<sub>O</sub> = V<sub>S</sub> = R<sub>C</sub> + R<sub>E</sub>

TL/M/7\*24-8

FIGURE 5. Split Supply Operation of LM358

The output load to negative supply forces the amplifier to source some minimum current at all times, thus eliminating crossover distortion without this load would be more severe than that expected with the normal op amp. Since the single supply design took notice of this normal load connection to ground, a class AB output stage was not included. Where ground referenced feedback resistors are used as in Figure 5, the required load to the negative supply depends upon the peak negative output signal level desired without exhibiting crossover distortion. R<sub>L</sub> to the negative rail should be chosen small enough that the voltage divider formed by R<sub>E</sub> and R<sub>L</sub> will permit V<sub>B</sub> to swing negative to the desired point according to the equation:

 $R_L$  could also be returned to the positive supply with the advantage that  $V_0$  max would never exceed ( $V_0^+ \sim 1.5V$ ). Then with  $\pm 15V$  supplies  $R_L$  MM, would be 0.12  $R_F$ . The disadvantage would be that the LM358 can source hidre amount current as it can sink, therefore  $R_L$  to negative supply can be one-helf the value of  $R_L$  to positive supply.

The need for single or split supply is based on system requirements which may be other than op amp oriented. However if the only need for balanced supplies is to simplify the biasing of op amps, there are many systems which can find a cost effective benefit in operating LM358's from single supplies ather than standard op amps from balanced supplies. Of the usual op amp circuits, Table II shows those few which have limited function with single supply operation. Most are based on the premise that to operate from a single supply, a reference V<sub>Q</sub> at about one-half the supply be evaluable for bias or (zero) signal reference. The basic circuits are those listed in AN-20.

TABLE II, Conventional Op Amp Circuita Sultable for Single Supply Operation

Application	Limitations
AC Coupled amp‡	Vo*
Inverting amp	v <sub>o</sub>
Non-inverting amp	ok•
Unity gain buffer	ОК
Summing amp	V <sub>O</sub>
Difference amp	V <sub>o</sub>
Differentiator	v <sub>o</sub>
Integrator	V <sub>o</sub>
LP Filter	v <sub>o</sub>
I-V Connector	V <sub>O</sub>
PE Cell Amp	OK
I Source	lo MIN = 1.5
ł sink	OK P1
Volt Ref	ОК
FW Rectifier	Vo or modified circuit
Sine wave osc	v <sub>o</sub>
Triangle generator	v <sub>o</sub>
Threshold detector	OK
Tracking, regulator PS	Not practical
Programmable PS	OK
Peak Detector	OK to VIN = 0


:5ee AN20 for conventional circuita


"Vg denotes need for a reference voltage, usually at about  $\frac{V_3}{2}$  OK means no reference voltage required.

#### Features:

- a TTL-compatible input logic levels # 25-mA [typ | constant-current
- segment outputs
- · Eliminates need for output currentlimiting resistors @ Pin compatible with other industry
- standard decoders ■ Low standby power dissipation -18 mW (typ.)

#### PIN CONNECTION





Functional block diagram of the CA3151E

The RCA-CA3161E is a monolithic intergrated circuit that performs the BCD-to-seven-segment decoding function land features constant-current segment grivers. When used with the CA3162E A/D Converter" the CA3161E provides a complete digital readout system with a minimum number of external parts.

# MAXIMUM RATINGS, Absolute-Maximum Values.

DC SUPPLY VOLTAGE (between terminals 1 ar	·d 10)
INPUT VOLTAGE (terminals 1, 2, 6, 7)	
OUTPUT VOLTAGE	
Output "Off"	
Output "On" (See note 1)	
DEVICE DISSIPATION	
Up to T <sub>4</sub> = +55°C	
Above T. = +55°C	gerate linearly at 10.5 mW/°C
AMBIENT TEMPERATURE RANGE	
Operating	0 to +75°C
Storage	
LEAD TEMPERATURE (DURING SOLDERING)	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 m	m) from case for 18 seconds max

NOTE 1: This is the maximum output voltage for any single output. The output voltage must be consistent with the maximum dissipation and derating curve for worst-case conditions. Example: All segments "on", 100% duty cycle.

#### ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTIC			LIMITS		UNITS
		Min.	Тур.	Max.	
Supply Voltage Operating Pange, V*		4.5	5	5.5	V
Supply Current, I* (all inputs high)			3.5	8	mA
Output Current Low (Vo = 2 V)		18	25	32	mΑ
Output Current High (Vo = 5.5 V)			Γ-	250	μА
Input Voltage High (logic "1" level)		2	-	-	٧
Input Voltage Low (logic "0" level)		-	T -	0.8	V
Input Current High (logic "1")	2 V	-30	_		μА
Input Current Low (togic "0")	0 V	-40	-	-	μА
Propagation Delay Time tPHL		-	2.6	-	μs
	ФLН		1.4	-	] -

#### latures:


-7 ¥

(Dual-slope A/D conversion Multiplexed BCD display Ultra-stable internal band-gap voltage reference Capable of reading 99 mV below ground with single supply Differential input Ainternal timing - no external clock :equired


- B Choice of low-speed [4-Hz] or high-
- speed [96-Hz] conversion rate a "Hold" inhibits conversion but
- maintains delay B Overrange indication - "EEE" for reading greater than + 999 mV, "-" for reading more negative than -99 mV when used with CA3161E BCD-to-Seven Seament Decoder/

# PIN CONNECTION

Driver



be CA3162F is an Pt monolithic A/D converter that provides a 3-digit multiplexed BCD output. It is used with the CA3161F ICD to Seven Segment Decoder 'Driver' and a minimum of external parts to implement a complete 3 digit display.



Functional block diagram of the CA3162E

MAXIMUM RATINGS, Absolute-Maximum Values:			
C SUPPLY VOLTAGE (between terminals 7 and 14)			• 7
NPUT VOLTAGE (terminal 10 or 11 to ground)	4		· 15
EVICE DISSIPATION:			
Up to TA = +55°C			750m
Above T <sub>A</sub> = +55°C	der	ate linearly a	at 7.9mW/
MBIENT TEMPERATURE RANGE:			
Operating			0 to +75
Storage		6	
LEAD TEMPERATURE (DURING SOLDERING):			
At distance 1/16 + 1/32 inch (1.59 + 0.79 mm) from case for 10 seconds max			. + 265




Fig. 2—Basic digital readout system using the CA3162E and the CA3161E.

#### Circuit Description

The functional block diagram of the CA3162E is shown in Fig. 1. The heart of the system is the VII converter and reference current generator. The VII converter converts the input voltage applied between terminals 10 and 11 to a current that charges the integrating capacition on terminal 12 for a predetermined time interval. At the end of the charging interval, the VII converter is disconnected from the integrating capacitor, and a band gap reference constant current source of opposit, polarity is connected. The number of clock counts that elapse before the charge is restored to its original value is a direct measure of the signal induced current. The restoration is sensed by the comparator, which in turn latches the counter. The count is then multiplexed to the BCD outbuts.

The timing for the CA3162E is supplied by a 786 Hz ring oscillator, and the input at terminal 6 determines the sampling rate

A 5-V input provides a high-speed sampling rate (96 Hz), and grounding or floating terminal 5 provides a low-speed (4 Hz) sampling rate. When terminal 6 is fixed at ~1.2 V lby placing £ 12 K resistor between terminal 6 and the ~5 V supply) a "hold feature is available. While the CA3162E is in the hold mode, sampling continues at 4 Hz but the display data are fatched to the last reading prior to the application of the 1.2 V. Removal of the 1.2 V restores continuous display changes. Note, however, that the sampling rate remains at 4 Hz.

The "EEE" or "..." displays indicate that the range of the system has been exceeded in the positive or negative direction, respectively. Negative outlages to - 99 mV are displayed with the minus sign in the MSD. The BCD code is 1010 for a negatile overrange (...) and 1011 for a positive overrange (EEE).

# TDA 1023 PROPORTIONAL-CONTROL TRIAC TRIGGERING CIRCUIT

#### **GENERAL DESCRIPTION**

The TDA1023 is a bipolar integrated circuit for controlling triacs in the time proportional or burst firing mode. It permits very precise temperatur control of heating equipment and is especially suited for the control of panel heaters. The circuit generates positive-going trigger pulses and complies with the regulations on radio interference and mains distortion.

#### Special features are:

- adjustable proportional range width
- adjustable hysteresis
- · adjustable trigger pulse width
- · adjustable firing burst repetition time
- · control range translation facility
- failsafe operation
- supplied from the mains
- provides supply for external temperature bridge

Table 2. Timing capacitor C<sub>T</sub> values.

effective d.c. value	marked specifi	
μF	μF	V
68	47	25
47	33	40
33	22	25
22	15	40
15	10	25
10	6,8	40

#### QUICK REFERENCE DATA

Supply voltage (derived from mains voltage)	vcc	typ.	13,7 V
Stabilized supply voltage for temperature bridge	, V <sub>Z*</sub>	typ.	8 V
Supply current (average value)	116(AV)	typ.	10 mA
Trigger pulse width	t <sub>w</sub>	typ.	<b>200 μs</b>
Firing burst repetition time at $C_T = 68 \mu F$	Τ <sub>b</sub>	typ.	41 s
Oitput current	-loh•	max.	150 mA
Operating ambient temperature range	$T_{amb}$	20 t	o + 75 °C

Negative current is defined as conventional current flow out of a device. A negative output current is suited for positive triac triggering.

Table 1. Adjustment of proportional range and hysteresis.

Combinations of resistor values giving hysteresis > ½ proportional range.

proportional range	proportional range resistor R5	minimum hysteresis	maximum hysteresis resistor R4
mV	kΩ	mV	kΩ
80	open	20	open
160	3,3	40	9,1
240	1,1	60	4,3
320	0,43	80	2.7
400	0	100	1.8



DESCRIPTION -- The SN54LS/74LS373 consists of night latches with 3-state outputs for bus organized system applications. The flipflops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high

The SN54LS/74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54LS/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

- EIGHT LATCHES IN A SINGLE PACKAGE
- 3-STATE OUTPUTS FOR BUS INTERFACING
- HYSTERESIS ON LATCH ENABLE
- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- HYSTERESIS ON CLOCK INPUT TO IMPROVE NOISE MARGIN
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **FEFFOTS**

# PIN NAMES

		HIGH	LOW
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	0.5 U.L.	0.25 U.L.
LE	Latch Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
CP OE	Clock (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
OE	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
0007	Outputs (Note b)	65(25)U.L.	15 (7.5) U.L

# NOTES

ores.

1 TTL Unit Load (U.C.) = 40 µA HIGH/1 6 mA LOW.

The Output LOW drive factor is 7.5 U.L. for Military and 25 U.L. for Commercial (74).

Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.C. for Commercial (74) Temperature Ranges

# TRUTH TABLE

LS373							
Dn	LE	ŌĒ	On				
Н	Н	L	Н				
L	н	L	L				
X	X	н	z.				

LS374							
Dn	CP	Ō€	On				
Н		L	Н				
L	7	L	L				
X	X	н	z.				

LOADING (Note a)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedence

\*Note: Contents of flip-flops unaffected by the state of the Output Enable input (QE)

# SN54/74LS373 SN54/74LS374

ι.


OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS:

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY


#### CONNECTION DIAGRAM DIP (TOP VIEW)

# SN54LS/74LS373



# CONNECTION DIAGRAM DIP (TOP VIEW)

# SN54LS/74LS374





J Suffix - Case 732-03 (Ceramic) N Suffix - Case 738-03 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

# LOGIC DIAGRAMS





# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>C</sub> C	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
10н	Output Current — High	54 74			-1.0 -2.6	mA
OL	Output Current — Low	54 74			12 24	mΑ

# SN54/74LS373 • SN54/74LS374

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STWIDOL	PARAMETER	·	MIN	TYP	MAX	CMITS	TEST CONDITIONS	
V <sub>IH</sub>	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7		Guaranteed Input LOW Voltage for	
V <sub>IL</sub>	Input LOV/ Voltage	74			0.8	٧	All Inputs	
V <sub>IK</sub>	Input Clamp Diode Voltag	e	T	-065	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
		54	2.4	3.4		V	VCC = MIN, tOH = MAX, VIN = VIH	
Vон	Output HIGH Voltage	74	2.4	3.1		٧	or V <sub>IL</sub> per Truth Table	
		54,74	Ī	0.25	0.4	٧	IOL = 12 mA VCC = VCC MIN.	
VOL	Output LOW Voltage	74		0.35	0.5	٧	IOL = 24 mA VIN = VIL or VIH per Truth Table	
<sup>i</sup> ozh	Output Off Current HIGH				20	μΑ	VCC = MAX, VOUT = 2.7 V	
OZL	Output Off Current LOW			T	-20	Αų	VCC = MAX, VOUT = 0.4 V	
					20	μΑ	VCC = MAX, VIN = 2.7 V	
iH	Input HIGH Current	IGH Current			0.1	mA	VCC = MAX. VIN = 7.0 V	
IL	Input LOW Current				-0.4	mA	VCC = MAX, VIN = 0.4 V	
os	Short Circuit Current		-30		-130	mA	VCC = MAX	
cc	Power Supply Current				40	mA	VCC = MAX	

AC CHARACTERISTICS: TA = 25°C. VCC = 5 0 V

	1	LIMITS				ITS			
SYMBOL	PARAMETER	L\$373		LS374		טאת	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	Maximum Clock Frequency				35	50		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		12 12	18 18				ns.	C <sub>L</sub> = 45 pF.
<sup>t</sup> PLH <sup>t</sup> PHL	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	A <sub>L</sub> = 667 Ω
<sup>I</sup> PZH <sup>I</sup> PZL	Output Enable Time		15 25	28 36		20 21	28 28	ns.	
tphz tplz	Output Disable Time		12 15	20 25		12 15	20 25	∩\$	C <sub>L</sub> = 5.0 pF

AC SETUP REQUIREMENTS: TA = 25°C, VCC = 5.0 V

	PARAMETER		LIMITS				
SYMBOL			LS373		374	UNITS	
		MIN	MAX	MIN	MAX		
W	Clock Pulse Width	15		15		ns	
ts	Setup Time	5.0		20		ns	
t <sub>h</sub>	Hold Time	20		-0		ns	


# **DEFINITION OF TERMS:**


٠,

SETUP TIME  $\{t_s\}$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

# Do IPUT Fig. 1






Flg. 2

Flg. 3

# AC LOAD CIRCUIT




# SWITCH POSITIONS


SYMBOL	\$W1	SW2
Фгн	Open	Closed
PZL	Closed	Open
tPLZ	Closed	Closed
Фнг	Closed	Closed


Fig. 4

# SN54/74LS374

# AC WAVEFORMS







SWITCH POSITIONS

SYMBOL	SW1	SW2	
1PZH	Open	Closed	
IPZL	Closed	Open	
IPLZ	Closed	Closed	
IPHZ	Closed	Closed	




Fig. 8



# MOTOROLA

DESCRIPTION - The TTL/MSI SN54LS/74LS75 and SN54LS/74LS77 are latches used as temporary storage, for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.

The SN54LS/741.S75 features complementary Q and  $\overline{\mathbf{Q}}$  output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54LS/74LS77 4-bit latch is available in the 14-pin package with Q outputs omitted.

# -SN54/74LS75 SN54/74LS77

• .

4-BIT D LATCH

LOW POWER SCHOTTKY

# LOADING (Note a)

# PIN NAMES

PIN NA	MES '	HIGH	LOW
D1-D4	Data Inputs	0.5 U.L.	0.25 U.L.
E <sub>0-1</sub>	Enable input Latches 0, 1	2.0 U.L.	1.0 U.L.
E2-3	Enable input Latches 2, 3	2.0 U.L.	1.0 U.L.
01-04	Latch Outputs (Note b)	10 U.L.	5(2.5) U.L
ਰ, ਰ,	Complimentary Latch Outputs (Note b)	10 U.L.	5(2.5) U.L


#### Notes


- 1 Unit Load (U L.) = 40 µA HIGH
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

# TRUTH TABLE

	(Each mich)						
	Ļ	t <sub>n+1</sub>					
- 1	۵	0					
- 1	н	н					
	L	L					

NOTES In = bit time before enable negative-going transition tn+1 = bit time after enable negative-going transition





# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			111176	TEST CONDITIONS					
31141800	PARAMET	En	MIN	TYP	MAX	UNITS	1531					
ViH	Input HIGH Voltage		2.0					٧	Guaranteed ing All Inputs	Guaranteed Input HIGH Voltage for All Inputs		
		54			0.7			out LOW Voltage for				
VIL	Input LOW Voltage	74			0.8	٧	All Inputs					
VIK	Input Clamp Diode Volta	-Se		-0.65	-1.5	_ v	VCC = MIN, IIN = -18 mA					
VoH	Output HIGH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = or V <sub>II</sub> , per Truth Table					
· On		74	2.7	3 5		٧						
VOL .	Output LOW Voltage	54,74		0.25	0.4	V	10L = 4.0 mA	VCC = VCC MIN.				
		74		0.35	0.5	٧	10L = 8.0 mA	VIN = VIL or VIH per Truth Table				
ин	Input HIGH Current	D Input E Input			20 80	μΑ	VCC = MAX. VI	N = 2.7 V				
		D Input E Input			0.1 0.4	mΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V					
IL.	Input LOW Current	D Input E Input			-0.4 -1.6	mΑ	VCC = MAX, VIN = 0.4 V					
os	Short Circuit Current		-20		-100	mA	VCC = MAX					
cc	Power Supply Current				12	mA	VCC = MAX					

# AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

SYMBOL	PARAMETER	l	LIMITS		1141170	TEST BONDINGNE
31141805	FARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Q		15 9.0	27 17	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Q		12 7.0	20 15	ns	V <sub>CC</sub> = 5.0 V
<sup>I</sup> PLH <sup>I</sup> PHL	Propagation Delay, Enable to Q		15 14	27 25	ns	C <sub>L</sub> = 15 pF
<sup>I</sup> PLH <sup>I</sup> PHL	Propagation Delay, Enable to 🖁 :		16 7 0	30 15	ns	

# CNEATTAL SR3A

# SN54/74LS77


# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CYLAROL	2404445	~~		LIMITS		UNITS	77.57	CONOTTONE	
SYMBOL	PARAMET	EH	MIN	TYP	MAX	UNIIS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed input HiGH Volta All Inputs		
		54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74	1		0.8	V	All Inputs		
Vik	Input Clamp Diode Volta	ge		-0 65	-1.5	٧	VCC = MIN, IIN = -18 mA		
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5		٧	VCC = MIN, IOH = MAX, VIN = VI or VIL per Truth Table		
*UH	- Cuput Alam Voltage	74	2.7	3.5		٧			
VOL.	Output LOW Voltage	54,74		0.25	0.4	V	IOL = 8.0 mA  VCC = VCC MIN. VIN = VIL or VIH per Truth Table		
		74		0.35	0.5	٧			
ıн	Input HIGH Current	D Input E Input			20 80	μА	VCC = MAX, V	IN = 2.7 V	
		D Input E Input			0.1 0.4	mA.	VCC = MAX, V	N = 7.0 V	
IL	Input LOW Current	D Input E Input			-0.4 -1.6	mA	VCC = MAX, VIN = 0.4 V		
os	Short Circuit Current		-20		-100	mA	VCC = MAX .		
cc	Power Supply Current				13	mA	Vcc = MAX		

AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

CVIAGO	n.n.i.	LIMITS				TEST CONDITIONS			
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
Φ <b>ι</b> Η <b>Φ</b> ΗL	Propagation Delay, Data to Q		11 9.0	19 17	ns	V <sub>CC</sub> = 5.0 V			
Ф <sub>С</sub> Н Фнс	Propagation Delay, Enable to Q		10 10	18 18	ns	. CL = 15 pF			

# LOGIC DIAGRAM




# GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vec	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	. V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
<sup>І</sup> Он	Output Current High	54.74		,	-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mΑ

# AC SETUP REQUIREMENTS: TA = 25°C, VCC = 5.0 V

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
31/4606	FAMMETER	MIN	TYP	MAX	01113	TEST CONDITIONS
₩	Enable Pulse Width High	20			ns	
15	Setup Time	20			nş	V <sub>CC</sub> = 5.0 V
<sup>1</sup> h	Hold Time	0			ns	

# AC WAVE FORMS



# **DEFINITION OF TERMS:**

SETUP TIME (ts.) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME  $\{t_h\}$  — is defined as the minimum time following the clock transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH-to-LOW and still be recognized.



DESCRIPTION — The SN54LS/74LS47 are Low Power Schottky BCD to 7-Segment Decoder/Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving indicators directly. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking output and ripple-blanking input.

The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive a 7-segment display indicator. The relative positive-logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. Output configurations of the SN54LS/74LS47 are designed to withstand the relatively high voltages required for 7-segment indicators.

These outputs will withstand 15 V with a maximum reverse current of 250 µA. Indicator segments requiring up to 24 mA of current may be driven directly from the SN74LS47 high performance output transistors. Display patterns for BCD input counts above nine are unique symbols to authenticate input conditions.

The SN54LS/74LS47 incorporates automatic leading and/or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) may be performed at any time which the BI/RBO node is a HIGH level. This device also contains an overriding blanking input (BI) which can be used to control the lamp intensity or to inhibit the outputs.

- . LAMP INTENSITY MODULATION CAPABILITY
- . OPEN COLLECTOR OUTPUTS
- LAMP TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS


#### LOADING (Note a) PIN NAMES HIGH LOW A, B, C, D BCO Inputs 0.5 U.L. 0.25 U.L. Pipple Blanking Input 0.5 U.L. 0.25 U.L. ĽΫ́ Lamp Test Input 0.5 U.L. 0:25 U.L. BI/RBO Blanking Input or 0.75 U.L. 0.5 U.L. Ripple Blanking Output 12 U.L. 20 U.L. ã, to q Outputs Open-Collector 15 (7.5) II L.


# Notes

- 8) 1 Unit Load (U.L.) = 40 µA HIGH, 1.6 mA LOW
- b) Output current measured at Vout = 0.5 V
  - Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges,

# SN54/74LS47

BCD TO 7-SEGMENT DECODER/DRIVER LOW POWER SCHOTTKY





NUMERICAL DESIGNATIONS - RESULTANT DISPLAYS

TRUTH TABLE

	$\overline{}$		"	NPU1	· \$ ~~		<del></del> \ /-	-		OVT	PUTS	-			
DECIMAL OR FUNCTION	ū	FEI	0	c	•	-	ST-REG	:	•	7	•	[:	Ţ	ī	NOTE
	н	н	L	L			*	5	Į٦	ī	ı	6	1	H	
,	×	X	Į.	L	ľ	M	, H	14	1	ī	н	н	н	н	A
2	H	X	ι	Γι.	H	L	H	Ľ	1	H	1.	Ĺ	I H	Ŀ	
	×	×	I	L	*	H	H	L	ī	Ţ	I.	I H	H	L	
4	н	x	ī	H	i		н	Н	1	ī	н	H	1 (	L	
5	н	X	1		١.	1 "	м	1	; <b>H</b>	1	1	H	L	L	
6	H	×	4	1 1	H	<u> </u>	н н	H	Н.	١.	1	1	<u>ٺ</u>	L	
,	н	4	L	7	H	۳.,	H	1	<u>.</u>	1	H	<u> </u>	н	н	
8	н	×	×	L	L	Ŀ	н	<u> </u>	<u> </u>	١	1	L	L	٤	
9	н	×	×		-	_	н		٤	L	<u> </u>	M	١.	-	
10	н	×	H	٠	н	٠.	H	×	۳.	*	1	١.	-	-	
11	H	X	н	<u> </u>	н	H	н_	н	H	٢.	١.	*	. +	٠	
12	н.	X	н	*	ш	-		H	L.	7	н	<u> </u>	-	-	
13	*	_ X	н	*	-	*			н	н.	<u> </u>	*	-	-	
14		×	н.	*	*	-	<u> </u>	<u> </u>	*	н	<u> </u>	Ŀ	٠	-	
15		_*		*	**	×		-		H	H.	-	-	н	
T .	×		_ <u>*</u>	-	2	4			~	*	*	*		*	
AFI	*	L	-	-	니	4			*	н	*	*	-	м.	c
i, T	٠.	_ <u> </u>	×	<u>×</u>	<u> </u>	*	н	٠	٠.	٠.	٠,			با	

- H = HIGH Voltage Level L = LOW Voltage Level X = immaterial

# NOTES:

` 7

- (A) 81/RBO is wire-AND togic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or hald at a HIGH level when autput functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal  $\theta$  is not desired. X = Input may be HIGH or LOW.
- (8) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level regardless of the state of any other input condition.
- (C) When ripple-blanking input (RBI) and inputs A. B. C. and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking autput (RBO) goes to a LOW level (response condition).
- (D) When the blanking input/ripple-blanking output (87/RBO) is open or held at a HIGH level, and a LOW level is applied to temp test input, all segment outputs so to a LOW level.

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	55 O	25 25	125 70	°C
<sub>I</sub> ОН	Output Current — High BI/RBO	54,74			50	μA
lor.	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA
VO (off)	Off-State Output Voltage a to g	54.74			15	V
10 (on) .	On-State Output Current ā to g ā to g	54 74			12 , 24	mA


# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)


SYMBOL	PARAMETER		L	LIMITS		UNITS	TECT	CONDITIONS
STMBUL	PARAIVETER		MIN	TYP	MAX	UNIIS	1631	CONDITIONS
VIН	Input HIGH Voltage		2.0			٧	Guaranteed in Voltage for All	put HIGH Threshold Inputs
VIL	Input LOW Voltage	54 74			0.7 0.8	V	Guaranteed In Voltage for All	put LOW Threshold Inputs
VIK	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	VCC = MIN. III	N = -18 mA
Vон <sup>°</sup>	Output HIGH Voltage, BI.	RBO	2 4	4 2		٧	VCC = MIN, IC	ρμ = −50 μA, ι∟ per Truth Table
VOL	Output LOW Voltage	54.74		0 25	04	V	IQL = 1.6 mA	VCC = MIN, VIN = VIN
<b>*</b> 0(	BIZABO	74		0 35	0.5	V	10L = 3.2 MA	or VIL per Truth Table
<sup>1</sup> O (off)	Off-State Output Current a thru g				250	μΑ	V <sub>CC</sub> = MAX, V V <sub>IL</sub> per Truth T	IN = VIN or able, VO (off) = 15 V
	On-State Output Voltage	54.74	,	0 25	04	V	IO(on) = 12 mA	VCC = MAX. VIN = VIH
VO (on)	ā thru g	74		0 35	. 0.5	V	10(on) = 24 MA	or V <sub>IL</sub> per Truth Table
,					20	μА	VCC = MAX, V	IN = 2.7 V
Iн 	Input HIGH Current				0.1	mA	VCC = MAX, V	IN = 7.0 V
IIL	Input LOW Current BI/RB Any Input except BI/RBO	-			-1.2 -04	mA	VCC = MAX, V	N = 0.4 V
OS BI RBO	Output Short Circuit Curre	ent	~0.3		-2.0	mA.	VCC = MAX, V	OUT = 0 V
cç	Power Supply Current		1	7.0	13	mA	VCC = MAX	<del></del>

# AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST COMPLYIOUS
	r Analyte ren	MIN	TYP	MAX	UNITS	TEST CONDITIONS
PHL	Propagation Delay, Address			100	ns	
PLH	Input to Segment Output			100	n\$	,V <sub>CC</sub> = 5.0 V
tPHL	Propagation Delay, RBI Input			100	nş	C <sub>1.</sub> = 15 pF
PLH	To Segment Output	J		100	ns .	_

# AC WAVEFORMS







# MOTOROLA

DESCRIPTION - The SN54LS/74LS85 is a 4-Bit Magnitude Comparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A<sub>0</sub>-A<sub>3</sub>, B<sub>0</sub>-B<sub>3</sub>); A<sub>3</sub>, B<sub>3</sub> being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" (OA > B), "A less than B" ( $O_A < B$ ), "A equal to B" ( $O_A = B$ ). Three Expander Inputs,  $I_A > B$ ,  $I_A < B$ ,  $I_A = B$ , allow cascading without external gates. For proper compare operation, the Expander Inputs to the least significant position must be connected as follows: |A < B| = |A| > B = |A| = |B| = |A|. For serial (ripple) expansion, the  $O_A > B$ ,  $O_A < B$  and  $O_A = B$  Outputs are connected respectively to the  $I_A > B$   $I_A < B$ , and  $I_A = B$  inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.

The Truth Table on the following page describes the operation of the SN54LS/74LS85 under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

. EASILY EXPANDABLE

PIN NAMES Ao-A3, Bo-B3

14<8. 14 >B

1<sub>A</sub> = B

OA >8

OA < B

. BINARY OR BCD COMPARISON . OA >B, OA<B, AND OA = B OUTPUTS AVAILABLE

A = B Expander Inputs

A < B, A > B, Expander Inputs

A Greater Than B Output (Note b)

Parallel Inputs

LOADING (Note a) HIGH LOW 1.5 U.L. 0.75 U.L. 1.5 U.L. 0.75 U.L. 0.5 U.L. 0.25 U.L. 10 U.L. 5 (2.5) U.L.

5 (2.5) U.L.:

5 (2.5) U.L.


10 U.L.

10 U.L.

8 Greater Than A Output (Note b) OA = B A Equal to B Output (Note b)

a. 3 YTL Unit Load (U.L.) = 40 MA HIGH/1 5 MA LOW


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74). Temperature Ranges.



# SN54/74LS85

# **4-BIT MAGNITUDE** COMPARATOR

LOW POWER SCHOTTKY



N Suffix - Case 648-08 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Duel In-Line Package.

NOTE:

# SN54/74LS85


TRUTH TABLE

С	OMPARI	NG INPU	TS	C.	ASCADIA INPUTS			OUTPUT	5
A3.83	A2.82	A1,81	A <sub>O</sub> .B <sub>O</sub>	IA>8	<sup>I</sup> A <b< th=""><th>1A-8</th><th>O<sub>A&gt;B</sub></th><th>O<sub>A<b< sub=""></b<></sub></th><th>OA-B</th></b<>	1A-8	O <sub>A&gt;B</sub>	O <sub>A<b< sub=""></b<></sub>	OA-B
A3>83	×	X	×	×	×	Х	н	Ļ	L
Ag<8g	×	` <b>x</b>	×	×	Х	x	L	H	L
Aj-Bj	A2>82	×	×	×	x	×	н	ι.	Ļ
Aj*8j	A2<82	×	×	x	x	×	L	н	L
A3-83	A2-82	A1>81	×	×	X	X	н	L	ι
A3-83	A2-82	A1 < 81	×	x	X	x	L	н	L.
A3"83	A2-82	A 1-81	80 حن۵	×	×	×	н	L	- i
A3*B3	A2*82	A1 .81	AQ <bq< td=""><td>×</td><td>×</td><td>х.</td><td>L</td><td>н</td><td>L</td></bq<>	×	×	х.	L	н	L
A3-83	A2*B2	A 1 . B 1	A0-80	H	L	L	н	Ļ	١.
Ag-8g	A2-82	A 1 - B 1	A0-80	Ĺ	н	L	L	н	Ĺ
Aj-Bj	A2-B2	A 1 * B 1	A0-80	×	X	н	L	L	н
A3=83	A2*B2	A1-81	Ag-Bg	н.	н	L	L	L	
Aj~Bj	A 2=82	A1-B1	A0-80	Ļ	L	ا ١	н	н	ı

H = HIGH L mel L = LOW Level X = IMMATERIAL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MiN	TYP	MAX	UNIT
Vcc .	Supply Voltage	54 74	4 5 4.75	5 Q 5.0	5 5 5 25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Юн	Output Current — High	54.74			-04	mA
<sup>1</sup> OL	Output Current — Low	54 74			4 O 8 O	mA



L = LOW Level H = HIGH Level

Fig. 1, COMPARING TWO n-BIT WORDS


# APPLICATIONS

Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table I.

TABLE F

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Birs	2 · 6
25-120 Bits	8 - 31

NOTE
The SNS4LS/74LSB5 can be used as a 5-bit comparator only when the outputs are used to drive the AgrAg and Bg-Bg inputs of another SNS4LS/74LSB5 as shown in Figure 2 in positions #1, 2, 3, and 4



MSB + Most Significant Bit LSB + Least Significant Bit

L + LOW Level H + HIGH Level NC + No Connection

Fig. 2. COMPARISON OF TWO 24-BIT WORDS


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVLICO	DAGALLETER		LIMITS			UNITS	TEST CONDITIONS			
SYMBOL	PARAMET	MIN	TYP	MAX	UNITS	1231 CONDITIONS				
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage All Inputs			
		54			0.7			put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
V <sub>IK</sub>	Input Clamp Diode Voltag	)e		-0.65	-1.5	V	V <sub>CC</sub> = MiN, 11N = -18 mA			
Vон	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH		
*UH	- Calput Fillari Follage	74	2.7	3.5		V	or VIL per Trut	Table		
VOL (	Output LOW Voltage	54,74	1	0.25	0.4	٧	10L = 40 mA	VCC = VCC MIN.		
		74		0.35	Ċ.5	V	OL = 8.0 mA	VIN = VIL or VIH per Truth Table		
н	Input HIGH Current A < 8, A > 8 Other Inputs				20 60	Aμ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V			
	A <b, a="">B . Other Inputs</b,>	<del></del>			0.1 0.3	mA	VCC = MAX, V	IN = 7.0 ∨		
L	Input LOW Current  A < B, A > B  Other Inputs				-0.4 -1.2	mA	VCC = MAX, VIN = 0.4 V			
os	Output Short Circuit Curr	ent	-20		-100	mA	VCC = MAX			
cc (	Power Supply Current				20	mA	VCC = MAX			

AC CHARACTERISTICS: TA = 25°C, VCC = 5 0 V

CVMADO	74744577		LIMITS			TEST COMPITIONS			
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
IPLH IPHL	Any A or B to A < B, A > B		24 20	36 30	ns				
<sup>†</sup> PLH <sup>†</sup> PHL	Any A or B to A = B		27 23	45 45	n <b>s</b>	V			
'ΡLΗ ' <b>P</b> ΗL	A < 8 or A = B to A > 8		14 11	. 22 17	ns	VCC = 5 0 V CL = 15 pF			
tРLH tРHL	A = B to A = B		13 13	20 26	ns				
tpuh tphu	A > B or A = B to A < B		14 11	22 17	ns				

# AC WAVEFORMS







DESCRIPTION - The SN54LS/74LS90, SN54LS/74LS92 and SN54LS/74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggerd by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP) to form BCD, bi-auinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the L\$90 also has a 2-input gated Master Set (Preset 9).

J Suffix - Case 632-08 (Ceramic) N Suffix - Case 646-06 (Plastic)

- **LOW POWER CONSUMPTION... TYPICALLY 45 mW**
- HIGH COUNT RATES . . . TYPICALLY 42 MHz
- CHOICE OF COUNTING MODES . . . BCD. BI-QUINARY, DIVIDE-BY-TWELVE, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**


PIN NAMES	<b>b</b>	LOADING (Note #)			
		HIGH	LOW		
Ĉ₽ <sub>O</sub>	Clock (Active LOW going edge) Input to ÷2 Section	0.5 U.L.	1.5 U.L.		
CP₁	Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92)	0 \$ U.L.	2.0 U L.		
CP₁	Clock (Active LOW going edge) Input to ÷8 Section (LS93)	0 5 U.L.	1.0 U.L.		
MR <sub>1</sub> , MR <sub>2</sub>	Master Reset (Clear) Inputs	0.5 U L.	0 25 U L.		
MS <sub>1</sub> , MS <sub>2</sub>	Master Set (Preset-9, LS90) Inputs	0.5 U.L.	0.25 U.L.		
0	Output from +2 Section (Notes b & c)	10 U.L.	5(2.5) U L		
$Q_1, Q_2, Q_3$	Outputs from ±5 (LS90), ±6 (LS92), ±8 (LS93) Sections (Note b)	10 U.L.	5(2.5) U.L.		


- Notes: a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1 6 mA LOV.
- b. The Output LOW drive factor is 2.5 U.L. for Military, (54) and 5 U.L. for commercial (74) Temperature Ranges
   c. The Q<sub>Q</sub> Outputs are guaranteed to drive the full fan-out plus the CP<sub>1</sub> input of the device.
   d. To insure proper operation the rise (I<sub>1</sub>) and fall time (I<sub>1</sub>) of the clock must be less iten 100 ns.

# SN54/74LS90 SN54/74LS92 SN54/74LS93

DECADE COUNTER: **DIVIDE-BY-TWELVE COUNTER: 4-BIT BINARY COUNTER** 

LOW POWER SCHOTTKY





# SN54/74LS90 • SN54/74LS92 • SN54/74LS93

FUNCTIONAL DESCRIPTION — The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide:By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the O outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Qo output of each device is designed and specified to drive the rated fan-out plus the CP1 input of the device.

A gated AND asynchronous Master Reset (MR1 • MR2) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS1 • MS2) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.

#### LS90

- A. BCD Decade (8421) Counter The CP<sub>1</sub> input must be externally connected to the Q<sub>0</sub> output. The CP<sub>0</sub> input receives the incoming count and a BCD count sequence is produced.
- 8. Symmetrical Bi-quinary Divide-By-Ten Counter The Q3 output must be externally connected to the CPQ input. The input count is then applied to the CP1 input and a divide-by-ten square wave is obtained at output Q0.
- C Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (CPO as the input and QO as the output). The CP1 input is used to obtain binary divide-by-five operation at the Q3 output.

# LS92

- A. Modulo 12, Divide-By-Twelve Counter The CP<sub>1</sub> input must be externally connected to the Q<sub>0</sub> output. The CP<sub>0</sub> input receives the incoming count and Q<sub>3</sub> produces a symmetrical divide-by-twelve square wave output.
- B Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The  $\overline{CP}_1$  input is used to obtain divide-by-three operation at the  $Q_1$  and  $Q_2$  outputs and divide-by-six operation at the  $Q_3$  output.

# LS93

- A. 4-Bit Ripple Counter The output QQ must be externally connected to input  $\overline{CP}_1$ . The input count pulsas are applied to input  $\overline{CP}_0$ . Simultaneous divisions of 2, 4, 8, and 16 are performed at the Qq, Q1, Q2, and Q3 outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input CP<sub>1</sub>. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub> outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

L\$90 MODE SELECTION

R	ESET/SI	ET INP	UTS		OUTPUTS					
MR <sub>1</sub>	MR <sub>2</sub>	M\$1	M\$2	٥٥	01	02	03			
Н	н	Ĺ	×	Ļ	L	Ļ	Ĺ			
Н	н	×	L	Ļ	L	L	L			
X	Х	н	н	J н	L	L	H			
L	X	L	- x		Co	unt				
X	L	X	L	!	Count					
L	X	×	L	Ì	Co	unt				
x	L	Ļ	1 x		Co	unt	44			

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

LS92 AND LS93 MODE SELECTION

RESET INPUTS		OUTPUTS							
MR <sub>1</sub>	MR <sub>2</sub>	<b>Q</b> 0	0:	02 .	Ω3				
H	Н	L	L	Ĺ	L				
L	н		Cou	ınt					
[ н⊹]	l L	Count							
L	L		Cou	int					

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

L\$90 BCD COUNT SEQUENCE

COUNT		PUT		
COONT	Qo	01	02	03
0	L	ι	L	L
1	н	Ļ	L	L
2	L	Н	L	Ļ
3	Н	Н	L	L
4	Ļ	Ļ	н	Ļ
5	Н	٤	н	L
6	Ł	Н	Н	L,
7	Н	Н	Н	L
8	L	Ł	Ļ	н
9	H	Ļ	L	н

NOTE: Output Q<sub>Q</sub> is connected to Input CP<sub>1</sub> for BCD count.

LS92 TRUTH TABLE .

<u>`</u>											
COUNT		OUTPUT									
COONT	00	۵,	02	Q3							
0	L	L.	L	L							
1	H	Ł	L	L							
2	L	н	L	Ļ							
3	н	Н	Ļ	L							
4 .	Ļ	L	н	L							
5	н	Ļ	н	L							
6	L	L	L	н							
7	Н	L	Ł	Н							
8	L	Н	L	н							
9	Н	Н	L	н							
10	L	L	н	Н							
11	Н	L	Н	н							

Note: Output Q0 connected to input  $\overline{\mathbb{CP}}_1$ ,

LS93 TRUTH TABLE

COUNT		OUT	PUT	
	<u>σ</u> ο	01	02	$Q_3$
0	L	L	L	L
1	Н	Ļ	Ĺ	L
2	l L	Н	L	L
3	L H	Н	Ĺ	L.
4		L	н	
5	H	L	Н	L
6	L	H.	Н	L
7	н	н	н	L
8	L	Ł	L	н
9	н	٤	L	н
10	L	Н	L	н
11	н	н	L	н
12	L	L	н	Н
13	н	L	Н	н
14	L	н	н	н
15	н	н	н	н

Note: Output Q<sub>0</sub> connected to input CP<sub>1</sub>.

# SN54/74LS90 • SN54/74LS92 • SN54/74LS93

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MiN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Тд	Operating Ambient Temperature Range	54 74	55 0	25 25	125 70	°C
Юн	Output Current — High	54.74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OYER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TECT	CHOITIONS	
31MBUL	PARAMETER	MIN TYP	TYP	MAX	UNITS	S TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Ing All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed inc	put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	٧	All Inputs		
ViK	Input Clamp Diode Volta	oge .		-0.65	-1.5	V	VCC = MIN, IIN = - 18 mA		
Vон	Output HIGH Voltage	54	2.5	3.5		V	VCC = MIN, IOH = MAX. VIN		
	O S (PS) THO THE Y S (A S )	74	27	3.5		V	or VIC per Truth	Table	
VoL	Output LOW Voltage	54,74		0.25	0.4	٧	IOL = 4.0 mA	VCC = VCC MIN.	
		74		0.35	0.5	٧	10L ≈ 8.0 mA	VIN = VIL or VIH per Truth Table	
		·			20	μΑ	VCC = MAX. V	N = 2.7 ∨	
hH .	Input HIGH Current				0.1	mΑ	VCC = MAX, V	N = 7.0 V	
<sup>1</sup> iL	Input LOW Current MS, MR CPO CP1 (LS90, LS92) CP1 (LS93)				- 0.4 2.4 3.2 1.6	mA	VCC = MAX, V	AX, V <sub>IN</sub> = 0.4 V	
os	Short Circuit Current		-20		-100	mA	VCC = MAX		
cc	Power Supply Current				15	mA	VCC = MAX		




AC CHARACTERISTICS: Ta	<b>4</b> =	25°C, Vcc	50 V.	$C_1$	14	15 pF
------------------------	------------	-----------	-------	-------	----	-------

						LIMITS	;				_
SYMBOL	PARAMETER		LS90			LS92			LS93		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<sup>1</sup> MAX	CPO Input Clock Frequency	32			32			32			MHz
<sup>f</sup> MAX	ČP <sub>1</sub> Input Clock Frequency	15			16			16			MHz
<sup>1</sup> PLH <sup>1</sup> PHL	Propagation Delay, CPO Input to QO Output		10 12	16 18		10 12	16 18		10 12	16 18	ns
tPLH tPHL	CPO Input to Q3 Output		32 34	48 50		32 34	48 50		46 46	70 70	ns
<sup>†</sup> PLH <sup>†</sup> PHL	CP1 Input to Q1 Output		10 14	16 21		10 14	16 21		10 14	16 21	ns
IPLH IPHL	CP1 Input to Q2 Output		21 23	32 35		10 14	16 21	÷	21 23	32 35	ns
<sup>t</sup> PLH <sup>t</sup> PHL	CP1 Input to Q3 Output		21 23	32 35		21 23	32 35		34 34	51 51	ns
<sup>t</sup> PLH	MS Input to QO and Q3 Outputs		20	30							ns
IPHL	MS Input to Q1 and Q2 Outputs		26	40							ns
IPHL .	MR Input to Any Output		26	40		26	40		26	40	nş.


AC SETUP REQUIREMENTS: TA = 25°C, VCC = 50 V

SYMBOL	PARAMETER	LIMITS						
		LS90		LS92		L593		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
ſW	ਹੋਂ <sup>2</sup> 0 Pulse Width	j 15		15		15		ns
tW	Ĉ₽₁ Pulse Width	30		30		30		ns
tW.	MS Pulse Width	15						n <b>ş</b>
W	MR Pulse Width	15		15		15		nş.
trec	Recovery Time MR to CP	25		25		25		ns

RECOVERY TIME (tree) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.



\*The number of Clock Pulses required between the topic and topic measurements can be determined from the appropriate Truth Tables.



FAST AND LS TTL DATA

5-66

PERPUSTAKAAN
Universitas Astolik Widya Mandala
SURABAYA

# **BIODATA**

Nama

:Maria Vironika Trimuriana

NRP

: 5103096029

NIRM

: 96,7.003.31073,44913

Tempat, Tanggal Lahir : Surabaya, 23 Maret 1978

Agama

: Katolik

Alamat

: Jl. Ngeni Jaya No.1

Kepuhkiriman - Waru

Sidoarjo

# Riwayat Pendidikan:

- Tahun 1990 Lulus SD Kemala Bhayangkari 1 Surabaya
- Tahun 1993 Lulus SMP Negeri I Waru Sidoarjo
- Tahun 1996 Lulus SMA Negeri 10 Surabaya •
- •.• Tahun 2001 Lulus Sarjana Fakultas Teknik Jurusan Teknik Elektro Universitas Katolik Widya Mandala Surabaya.