


Lampiran A

```
uses crt,dos;
const
adc = $300;           { Alamat ADC yang digunakan }
y0 = $040;
y1 = $041;
y2 = $042;
y3 = $043;
var
scan : char;
data : array [0..100] of integer;
i : byte;
tmp : integer;
x,x1,x2,x3,rata,suhu,t,m,c,v,y : real;

begin
  clrscr;
  textcolor(3);
  gotoxy(9,1); write('-----');
  gotoxy(10,2); write('Sistem Pencuplik Data 12 Bit 4 Channel');
  gotoxy(9,3); write('-----');
  gotoxy(10,4); write('Tekan 1 untuk sensor temperatur');
  gotoxy(10,5); write('Tekan 2 untuk sensor cahaya ');
  gotoxy(10,6); write('Tekan 3 untuk sensor tegangan ');
  gotoxy(10,7); write('Tekan Esc untuk keluar');
  gotoxy(9,8); write('-----');
  repeat
  scan:= readkey;
  case scan of
    #49: begin { program utk sensor temperatur }
        i:=1;
        repeat
        portw[adc]:=y0; delay(1000); { inisialisasi ADC, CH0 aktif }
        data[i]:= portw[adc] and $FFF; { pengambilan data 12 bit }
        tmp:= data[i]+tmp;
        rata:=tmp/i;
        inc(i);
        if i=20 then
          begin
            i:=1; tmp:=0;
          end;
        x1:= rata*0.001220703; { Output ADC dalam volt }
        suhu:= round(x1/0.05);
        gotoxy(10,10); write('Temperatur =',suhu:5:0, ' Celcius');
        until keypressed;
        end;
    #50: begin
        i:=1;
        repeat
        portw[adc]:=y1; delay(100); { inisialisasi ADC, CH1 aktif }
        data[i]:= portw[adc] and $FFF;
        tmp:= data[i]+tmp;
        rata:=tmp/i;
        inc(i);
        if i=20 then
          begin
```


Lampiran A

```
        i:=1; tmp:=0;
        end;
        x2:= rata*0.001220703;      { Output ADC dalam volt }
        x:= x2-1;
        y:=(x*180)+120;
        gotoxy(10,15); write('Intensitas cahaya =',y:5:0,' lux');
        until keypressed;
        end;
#51: begin                                { program utk sensor dc }
        i:=1;
        repeat
        portw[adc]:=y2; delay(100); { inisialisasi ADC, CH2 aktif }
        data[i]:= portw[adc] and $FFF;
        tmp:= data[i]+tmp;
        rata:=tmp/i;
        inc(i);
        if i=20 then
            begin
                i:=1; tmp:=0;
            end;
        x3:= round((rata*0.001220703)*100);
        v:= (x3/100)*2;
        gotoxy(10,20); write('Tegangan = ',v:5:2, ' volt' );
        until keypressed;
        end;
#27: exit;
end;
until scan=#27;
end.
```




Title		
RPS dan LPP		
Size	Number	Revision
A4	Andhi Setjo H	
Date:	13-Mar-2000	Sheet of
File:	A:\RPS.SCH	Drawn By:

Lampiran B



Title		Interface Card (12 Bit)
Size	Number	Revision
B	Andhi Serjo H	
Date	File	Sheet of
13 Mei 2006	AV102.MCH	6
		Printed By:

LM35/LM35A/LM35C/LM35CA/LM35D



LM35/LM35A/LM35C/LM35CA/LM35D

Precision Centigrade Temperature Sensors

General Description

The LM35 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. The LM35 thus has an advantage over linear temperature sensors calibrated in Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Centigrade scaling. The LM35 does not require any external calibration or trimming to provide typical accuracies of $\pm 1/2^\circ\text{C}$ at room temperature and $\pm 3/4^\circ\text{C}$ over a full -55 to $+150^\circ\text{C}$ temperature range. Low cost is assured by trimming and calibration at the wafer level. The LM35's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with single power supplies, or with plus and minus supplies. As it draws only $60\ \mu\text{A}$ from its supply, it has very low self-heating, less than 0.1°C in still air. The LM35 is rated to operate over a -55° to $+150^\circ\text{C}$ temperature range, while the LM35C is rated for a -40° to $+110^\circ\text{C}$ range (-10° with improved accuracy). The LM35 series is

available packaged in hermetic TO-46 transistor packages, while the LM35C, LM35CA, and LM35D are also available in the plastic TO-92 transistor package. The LM35D is also available in an 8-lead surface mount small outline package and a plastic TO-202 package.

Features

- Calibrated directly in $^\circ\text{C}$ (Centigrade)
- Linear $+10.0\ \text{mV}/^\circ\text{C}$ scale factor
- 0.5°C accuracy guaranteeable (at $+25^\circ\text{C}$)
- Rated for full -55° to $+150^\circ\text{C}$ range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 4 to 30 volts
- Less than $60\ \mu\text{A}$ current drain
- Low self-heating, 0.08°C in still air
- Nonlinearity only $\pm 1/2^\circ\text{C}$ typical
- Low impedance output, $0.1\ \Omega$ for 1 mA load

Connection Diagrams

TO-46
Metal Can Package*



BOTTOM VIEW

TL/H/5516-1

*Case is connected to negative pin (GND)

Order Number LM35H, LM35AH, LM35CH, LM35CAH or LM35DH
See NS Package Number H03H

TO-92
Plastic Package




BOTTOM VIEW

TL/H/5516-2

Order Number LM35CZ, LM35CAZ or LM35DZ
See NS Package Number Z03A

SO-8
Small Outline Molded Package




Top View

N.C. = No Connection

TL/H/5516-21

Order Number LM35DM
See NS Package Number M08A


TO-202
Plastic Package



TL/H/5516-24


Order Number LM35DP
See NS Package Number P03A

Typical Applications



TL/H/5516-3

FIGURE 1. Basic Centigrade Temperature Sensor ($+2^\circ\text{C}$ to $+150^\circ\text{C}$)



TL/H/5516-4

Choose $R_1 = -V_S/50\ \mu\text{A}$

$V_{OUT} = +1,500\ \text{mV}$ at $+150^\circ\text{C}$
 $= +250\ \text{mV}$ at $+25^\circ\text{C}$
 $= -550\ \text{mV}$ at -55°C

FIGURE 2. Full-Range Centigrade Temperature Sensor

Absolute Maximum Ratings (Note 10)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+35V to -0.2V
Output Voltage	+6V to -1.0V
Output Current	10 mA
Storage Temp., TO-46 Package,	-60°C to +180°C
TO-92 Package,	-60°C to +150°C
SO-8 Package,	-65°C to +150°C
TO-202 Package,	-65°C to +150°C

Lead Temp.:

TO-46 Package, (Soldering, 10 seconds)	300°C
TO-92 Package, (Soldering, 10 seconds)	260°C
TO-202 Package, (Soldering, 10 seconds)	+230°C

SO Package (Note 12):	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 11)	2500V
Specified Operating Temperature Range: T _{MIN} to T _{MAX} (Note 2)	
LM35, LM35A	-55°C to +150°C
LM35C, LM35CA	-40°C to +110°C
LM35D	0°C to +100°C

Electrical Characteristics (Note 1) (Note 6)

Parameter	Conditions	LM35A			LM35CA			Units (Max.)
		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	
Accuracy (Note 7)	T _A = +25°C	±0.2	±0.5		±0.2	±0.5	±1.0	°C
	T _A = -10°C	±0.3			±0.3		±1.0	°C
	T _A = T _{MAX}	±0.4	±1.0		±0.4	±1.0	±1.5	°C
	T _A = T _{MIN}	±0.4	±1.0		±0.4		±1.5	°C
Nonlinearity (Note 8)	T _{MIN} ≤ T _A ≤ T _{MAX}	±0.18		±0.35	±0.15		±0.3	°C
Sensor Gain (Average Slope)	T _{MIN} ≤ T _A ≤ T _{MAX}	+10.0	+9.9, +10.1		+10.0		+9.9, +10.1	mV/°C
Load Regulation (Note 3) 0 ≤ I _L ≤ 1 mA	T _A = +25°C	±0.4	±1.0		±0.4	±1.0	±3.0	mV/mA
	T _{MIN} ≤ T _A ≤ T _{MAX}	±0.5		±3.0	±0.5		±3.0	mV/mA
Line Regulation (Note 3)	T _A = +25°C	±0.01	±0.05		±0.01	±0.05	±0.1	mV/V
	4V ≤ V _S ≤ 30V	±0.02		±0.1	±0.02		±0.1	mV/V
Quiescent Current (Note 9)	V _S = +5V, +25°C	56	67		56	67	114	μA
	V _S = +5V	105		131	91		114	μA
	V _S = +30V, +25°C	56.2	68		56.2	68	116	μA
	V _S = +30V	105.5		133	91.5		116	μA
Change of Quiescent Current (Note 3)	4V ≤ V _S ≤ 30V, +25°C	0.2	1.0		0.2	1.0	2.0	μA
	4V ≤ V _S ≤ 30V	0.5		2.0	0.5		2.0	μA
Temperature Coefficient of Quiescent Current		+0.39		+0.5	+0.39		+0.5	μA/°C
Minimum Temperature for Rated Accuracy	In circuit of Figure 1, I _L = 0	+1.5		+2.0	+1.5		+2.0	°C
Long Term Stability	T _J = T _{MAX} , for 1000 hours	±0.08			±0.08			°C

Note 1: Unless otherwise noted, these specifications apply: -55°C ≤ T_J ≤ +150°C for the LM35 and LM35A; -40°C ≤ T_J ≤ +110°C for the LM35C and LM35CA; and 0°C ≤ T_J ≤ +100°C for the LM35D. V_S = +5Vdc and I_{LOAD} = 50 μA, in the circuit of Figure 2. These specifications also apply from +2°C to T_{MAX} in the circuit of Figure 1. Specifications in boldface apply over the full rated temperature range.

Note 2: Thermal resistance of the TO-46 package is 400°C/W, junction to ambient, and 24°C/W junction to case. Thermal resistance of the TO-92 package is 180°C/W junction to ambient. Thermal resistance of the small outline molded package is 220°C/W junction to ambient. Thermal resistance of the TO-202 package is 65°C/W junction to ambient. For additional thermal resistance information see table in the Applications section.

LM35/LM35A/LM35C/LM35CA/LM35D

Electrical Characteristics (Note 1) (Note 6) (Continued)								
Parameter	Conditions	LM35			LM35C, LM35D			Units (Max.)
		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	
Accuracy, LM35, LM35C (Note 7)	$T_A = +25^\circ\text{C}$	± 0.4	± 1.0		± 0.4	± 1.0		$^\circ\text{C}$
	$T_A = -10^\circ\text{C}$	± 0.5			± 0.5		± 1.5	$^\circ\text{C}$
	$T_A = T_{\text{MAX}}$	± 0.8	± 1.5		± 0.8		± 1.5	$^\circ\text{C}$
	$T_A = T_{\text{MIN}}$	± 0.8		± 1.5	± 0.8		± 2.0	$^\circ\text{C}$
Accuracy, LM35D (Note 7)	$T_A = +25^\circ\text{C}$				± 0.6	± 1.5		$^\circ\text{C}$
	$T_A = T_{\text{MAX}}$				± 0.9		± 2.0	$^\circ\text{C}$
	$T_A = T_{\text{MIN}}$				± 0.9		± 2.0	$^\circ\text{C}$
Nonlinearity (Note 8)	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	± 0.3		± 0.5	± 0.2		± 0.5	$^\circ\text{C}$
Sensor Gain (Average Slope)	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	$+ 10.0$	$+ 9.8,$ $+ 10.2$		$+ 10.0$		$+ 9.8,$ $+ 10.2$	mV/°C
Load Regulation (Note 3) $0 \leq I_L \leq 1 \text{ mA}$	$T_A = +25^\circ\text{C}$	± 0.4	± 2.0		± 0.4	± 2.0		mV/mA
	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	± 0.5		± 5.0	± 0.5		± 5.0	mV/mA
Line Regulation (Note 3)	$T_A = +25^\circ\text{C}$	± 0.01	± 0.1		± 0.01	± 0.1		mV/V
	$4\text{V} \leq V_S \leq 30\text{V}$	± 0.02		± 0.2	± 0.02		± 0.2	mV/V
Quiescent Current (Note 9)	$V_S = +5\text{V}, +25^\circ\text{C}$	56	80		56	80		μA
	$V_S = +5\text{V}$	105		158	91		138	μA
	$V_S = +30\text{V}, +25^\circ\text{C}$	56.2	82		56.2	82		μA
	$V_S = +30\text{V}$	105.5		161	91.5		141	μA
Change of Quiescent Current (Note 3)	$4\text{V} \leq V_S \leq 30\text{V}, +25^\circ\text{C}$	0.2	2.0		0.2	2.0		$\mu\text{A}/^\circ\text{C}$
	$4\text{V} \leq V_S \leq 30\text{V}$	0.5		3.0	0.5		3.0	$\mu\text{A}/^\circ\text{C}$
Temperature Coefficient of Quiescent Current		$+ 0.39$		$+ 0.7$	$+ 0.39$		$+ 0.7$	$\mu\text{A}/^\circ\text{C}$
Minimum Temperature for Rated Accuracy	In circuit of Figure 1, $I_L = 0$	$+ 1.5$		$+ 2.0$	$+ 1.5$		$+ 2.0$	$^\circ\text{C}$
Long Term Stability	$T_J = T_{\text{MAX}}$, for 1000 hours	± 0.08			± 0.08			$^\circ\text{C}/\text{yr}$

Note 3: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 4: Tested Limits are guaranteed and 100% tested in production.

Note 5: Design Limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 6: Specifications in boldface apply over the full rated temperature range.

Note 7: Accuracy is defined as the error between the output voltage and 10mv/°C times the device's case temperature, at specified conditions of voltage, current, and temperature (expressed in °C).

Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line, over the device's rated temperature range.







Note 9: Quiescent current is defined in the circuit of Figure 1.

Note 10: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note 1.




Note 11: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Note 12: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in a current National Semiconductor Linear Data Book for other methods of soldering surface mount devices.



Typical Performance Characteristics



TU/H/5516-17



TU/H/5516-18



TU/H/5516-22

LM35/LM35A/LM35C/LM35CA/LM35D

Applications

The LM35 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface and its temperature will be within about 0.01°C of the surface temperature.

This presumes that the ambient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature of the LM35 die would be at an intermediate temperature between the surface temperature and the air temperature. This is especially true for the TO-92 plastic package, where the copper leads are the principal thermal path to carry heat into the device, so its temperature might be closer to the air temperature than to the surface temperature.

To minimize this problem, be sure that the wiring to the LM35, as it leaves the device, is held at the same temperature as the surface of interest. The easiest way to do this is to cover up these wires with a bead of epoxy which will insure that the leads and wires are all at the same temperature as the surface, and that the LM35 die's temperature will not be affected by the air temperature.

The TO-46 metal package can also be soldered to a metal surface or pipe without damage. Of course, in that case the V- terminal of the circuit will be grounded to that metal. Alternatively, the LM35 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LM35 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often used to insure that moisture cannot corrode the LM35 or its connections.

These devices are sometimes soldered to a small lightweight heat fin, to decrease the thermal time constant and speed up the response in slowly-moving air. On the other hand, a small thermal mass may be added to the sensor, to give the steadiest reading despite small deviations in the air temperature.


Temperature Rise of LM35 Due To Self-heating (Thermal Resistance)

	TO-46, no heat sink	TO-46, small heat fin*	TO-92, no heat sink	TO-92, small heat fin**	SO-8 no heat sink	SO-8 small heat fin**	TO-202 no heat sink	TO-202 *** small heat fin	
Still air	400°C/W	100°C/W	180°C/W	140°C/W	220°C/W	110°C/W	85°C/W	60°C/W	
Moving air	100°C/W	40°C/W	90°C/W	70°C/W	105°C/W	90°C/W	25°C/W	40°C/W	
Still oil	100°C/W	40°C/W	90°C/W	70°C/W	105°C/W	90°C/W	25°C/W	40°C/W	
Stirred oil	50°C/W	30°C/W	45°C/W	40°C/W					
(Clamped to metal, infinite heat sink)	(24°C/W)		(55°C/W)				(23°C/W)		

* Wakefield type 201, or 1" disc of 0.020" sheet brass, soldered to case, or similar.


** TO-92 and SO-8 packages glued and leads soldered to 1" square of 1/16" printed circuit board with 2 oz. foil or similar.

Typical Applications (Continued)



TL/H/5516-19

FIGURE 3. LM35 with Decoupling from Capacitive Load



TL/H/5516-20

FIGURE 4. LM35 with R-C Damper

CAPACITIVE LOADS

Like most micropower circuits, the LM35 has a limited ability to drive heavy capacitive loads. The LM35 by itself is able to drive 50 pf without special precautions. If heavier loads are anticipated, it is easy to isolate or decouple the load with a resistor; see Figure 3. Or you can improve the tolerance of capacitance with a series R-C damper from output to ground; see Figure 4.

When the LM35 is applied with a 200Ω load resistor as shown in Figure 5, 6, or 8, it is relatively immune to wiring

capacitance because the capacitance forms a bypass from ground to input, not on the output. However, as with any linear circuit connected to wires in a hostile environment, its performance can be affected adversely by intense electromagnetic sources such as relays, radio transmitters, motors with arcing brushes, SCR transients, etc. as its wiring can act as a receiving antenna and its internal junctions can act as rectifiers. For best results in such cases, a bypass capacitor from V_{IN} to ground and a series R-C damper such as 75Ω in series with 0.2 or 1 μF from output to ground are often useful. These are shown in Figures 13, 14, and 16.

Typical Applications (Continued)




FIGURE 5. Two-Wire Remote Temperature Sensor (Grounded Sensor)
TL/H/5516-5




FIGURE 6. Two-Wire Remote Temperature Sensor (Output Referred to Ground)
TL/H/5516-6




FIGURE 7. Temperature Sensor, Single Supply, -55° to +150°C
TL/H/5516-7




FIGURE 8. Two-Wire Remote Temperature Sensor (Output Referred to Ground)
TL/H/5516-8




FIGURE 9. 4-To-20 mA Current Source (0°C to +100°C)
TL/H/5516-9





FIGURE 10. Fahrenheit Thermometer
TL/H/5516-10


LM35/LM35A/LM35C/LM35CA/LM35D

Typical Applications (Continued)




TL/H/5516-11

FIGURE 11. Centigrade Thermometer (Analog Meter)




TL/H/5516-12

FIGURE 12. Expanded Scale Thermometer (50° to 80° Fahrenheit, for Example Shown)



TL/H/5516-13


FIGURE 13. Temperature To Digital Converter (Serial Output) (+ 128°C Full Scale)



TL/H/5516-14

FIGURE 14. Temperature To Digital Converter (Parallel TRI-STATE® Outputs for Standard Data Bus to μ P Interface) (128°C Full Scale)


Typical Applications (Continued)



TL/H/5518-16

- * = 1% or 2% film resistor
- Trim R_B for $V_B = 3.075V$
- Trim R_C for $V_C = 1.955V$
- Trim R_A for $V_A = 0.075V + 100mV/°C \times T_{ambient}$
- Example, $V_A = 2.275V$ at $22°C$

FIGURE 15. Bar-Graph Temperature Display (Dot Mode)




TL/H/5518-15

FIGURE 16. LM35 With Voltage-To-Frequency Converter And Isolated Output (2°C to +150°C; 20 Hz to 1500 Hz)

LM35/LM35A/LM35C/LM35CA/LM35D

Block Diagram



TL/M/5516-23

19-0435; Rev 0, 9/95



Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

MAX196/MAX198

General Description

The MAX196/MAX198 multirange, 12-bit data-acquisition systems (DAS) require only a single +5V supply for operation, yet convert analog signals at their inputs up to $\pm 10V$ (MAX196) and $\pm 4V$ (MAX198). These systems provide six analog input channels that are independently software programmable for a variety of ranges: $\pm 10V$, $\pm 5V$, $0V$ to $+10V$, and $0V$ to $+5V$ for the MAX196; $\pm V_{REF}$, $\pm V_{REF}/2$, $0V$ to $+V_{REF}$, and $0V$ to $+V_{REF}/2$ for the MAX198. This range switching increases the effective dynamic range to 14 bits and provides the flexibility to interface $\pm 12V$, $\pm 15V$, and $4mA$ to $20mA$ powered sensors to a single +5V system. In addition, these converters are fault protected to $\pm 16.5V$; a fault condition on any channel will **not** affect the conversion result of the selected channel. Other features include a 5MHz bandwidth track/hold, 100ksp/s throughput rate, software-selectable internal/external clock, internal/external acquisition control, 12-bit parallel interface, and internal 4.096V or external reference.

Two programmable power-down modes (STBYPD, FULLPD) provide low-current shutdown between conversions. In STBYPD mode, the reference buffer remains active, eliminating start-up delays.

The MAX196/MAX198 employ a standard microprocessor (μP) interface. A three-state data I/O port is configured to operate with 16-bit data buses, and data-access and bus-release timing specifications are compatible with most popular μP s. All logic inputs and outputs are TTL/CMOS compatible.

These devices are available in 28-pin DIP, wide SO, SSOP (55% smaller in area than wide SO), and ceramic SB packages. For 8-4 bus interface, see the MAX197 and the MAX199 data sheets. An evaluation kit will be available after December 1995 (MAX196EVKIT-DIP).

Applications

- Industrial-Control Systems
- Robotics
- Data-Acquisition Systems
- Automatic Testing Systems
- Medical Instruments
- Telecommunications

Functional Diagram appears at end of data sheet.

Features


- ◆ 12-Bit Resolution, 1/2LSB Linearity
- ◆ Single +5V Supply Operation
- ◆ Software-Selectable Input Ranges: $\pm 10V$, $\pm 5V$, $0V$ to $+10V$, $0V$ to $+5V$ (MAX196) $\pm V_{REF}$, $\pm V_{REF}/2$, $0V$ to $+V_{REF}$, $0V$ to $+V_{REF}/2$ (MAX198)
- ◆ Internal 4.096V or External Reference
- ◆ Fault-Protected Input Multiplexer
- ◆ 6 Analog Input Channels
- ◆ 6 μs Conversion Time, 100ksp/s Sampling Rate
- ◆ Internal or External Acquisition Control
- ◆ Two Power-Down Modes
- ◆ Internal or External Clock

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX196ACNI	0°C to +70°C	28 Narrow Plastic DIP
MAX196BCNI	0°C to +70°C	28 Narrow Plastic DIP
MAX196ACWI	0°C to +70°C	28 Wide SO
MAX196BCWI	0°C to +70°C	28 Wide SO
MAX196ACAI	0°C to +70°C	28 SSOP
MAX196BCAI	0°C to +70°C	28 SSOP

Ordering information continued at end of data sheet.

Pin Configuration



MAXIM

Maxim Integrated Products 1

Call toll free 1-800-722-8266 for free samples or literature.

MAX196/MAX198

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND	-0.3V to +7V	Wide SO (derate 12.50mW/°C above +70°C)	1000mW
AGND to DGND	-0.3V to +0.3V	SSOP (derate 9.52mW/°C above +70°C)	762mW
REF to AGND	-0.3V to (V _{DD} + 0.3V)	Narrow Ceramic SB (derate 20.00mW/°C above +70°C)	1600mW
REFADJ to AGND	-0.3V to (V _{DD} + 0.3V)	Operating Temperature Ranges	
Digital Inputs to DGND	-0.3V to (V _{DD} + 0.3V)	MAX196_C ₁ /MAX198_C ₁	0°C to +70°C
Digital Outputs to DGND	-0.3V to (V _{DD} + 0.3V)	MAX196_E ₁ /MAX198_E ₁	-40°C to +85°C
CH0-CH5 to AGND	-0.3V to (V _{DD} + 0.3V)	MAX196_MYI/MAX198_MYI	-55°C to +125°C
Continuous Power Dissipation (T _A = +70°C)	±16.5V	Storage Temperature Range	-65°C to +150°C
Narrow Plastic DIP (derate 14.29mW/°C above +70°C)		Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{DD} = 5V ±5%; unipolar/bipolar range; external reference mode. V_{REF} = 4.096V; 4.7µF at REF pin; external clock, f_{CLK} = 2.0MHz with 50% duty cycle; T_A = T_{MIN} to T_{MAX}; unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY (Note 1)						
Resolution			12			Bits
Integral Nonlinearity	INL	MAX196A/MAX198A			±1/2	LSB
		MAX196B/MAX198B			±1	
Differential Nonlinearity	DNL				±1	LSB
Offset Error	Unipolar	MAX196A/MAX198A			±3	LSB
		MAX196B/MAX198B			±5	
	Bipolar	MAX196A/MAX198A			±5	
		MAX196B/MAX198B			±10	
Channel-to-Channel Offset Error Matching	Unipolar				±0.1	LSB
	Bipolar				±0.5	
Gain Error (Note 2)	Unipolar	MAX196A/MAX198A			±7	LSB
		MAX196B/MAX198B			±10	
	Bipolar	MAX196A/MAX198A			±7	
		MAX196B/MAX198B			±10	
Gain Temperature Coefficient (Note 2)	Unipolar				3	ppm/°C
	Bipolar				5	
DYNAMIC SPECIFICATIONS (10kHz sine-wave input, ±10Vp-p (MAX196) or ±4.096Vp-p (MAX198), f_{SAMPLE} = 100ksps)						
Signal-to-Noise + Distortion Ratio	SINAD	MAX196A/MAX198A			70	dB
		MAX196B/MAX198B			69	
Total Harmonic Distortion	THD	Up to the 5th harmonic			-85 -78	dB
Spurious-Free Dynamic Range	SFDR				80	dB
Channel-to-Channel Crosstalk		50kHz, V _{IN} = ±5V (MAX196) or ±4V (MAX198) (Note 3)			-86	dB
Aperture Delay		External CLK mode/external acquisition control			15	ns
Aperture Jitter		External CLK mode/external acquisition control			<50	ps
		Internal CLK mode/internal acquisition control (Note 4)			10	ns

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

MAX196/MAX198

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = 5V ±5%; unipolar/bipolar range; external reference mode. V_{REF} = 4.096V; 4.7µF at REF pin; external clock. f_{CLK} = 2.0MHz with 50% duty cycle; T_A = T_{MIN} to T_{MAX}; unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
ANALOG INPUT									
Track/Hold Acquisition Time		f _{CLK} = 2.0MHz				3	µs		
Small-Signal Bandwidth		-3dB rolloff	±10V or ±V _{REF} range		5		MHz		
			±5V or ±V _{REF} /2 range		2.5				
			0V to 10V or 0V to V _{REF} range		2.5				
			0V to 5V or 0V to V _{REF} /2 range		1.25				
Input Voltage Range (See Table 3)	V _{IN}	Unipolar	MAX196	0		10	V		
			MAX198	0		V _{REF}			
		Bipolar	MAX196	-10		10			
			MAX198	-5		5			
				-V _{REF}		V _{REF}			
				-V _{REF} /2		V _{REF} /2			
Input Current	I _{IN}	Unipolar	MAX196	0V to 10V range		720	µA		
			MAX198	0V to 5V range		360			
		Bipolar	MAX196	±10V range	-1200	720			
			MAX198	±5V range	-600	360			
			MAX196	±V _{REF} range	-1200	10			
			MAX198	±V _{REF} /2 range	-600	10			
		Input Resistance	$\frac{\Delta V_{IN}}{\Delta I_{IN}}$	Unipolar		21			kΩ
				Bipolar		16			
Input Capacitance		(Note 5)			40	pF			
INTERNAL REFERENCE									
REF Output Voltage	V _{REF}	T _A = +25°C		4.076	4.096	4.116	V		
REF Output Tempco (Contact Maxim Applications for guaranteed temperature drift specifications)	TC V _{REF}	MAX196_C/MAX198_C		15			ppm/°C		
		MAX196_E/MAX198_E		30					
		MAX196_M/MAX198_M		40					
Output Short-Circuit Current					30	mA			
Load Regulation		0mA to 0.5mA output current (Note 6)				10	mV		
Capacitive Bypass at REF				4.7			µF		
REFADJ Output Voltage				2.465	2.500	2.535	V		
REFADJ Adjustment Range		With recommended circuit (Figure 1)			±1.5		%		
Buffer Voltage Gain					1.6384		V/V		

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

MAX196/MAX198

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = 5V ±5%, unipolar/bipolar range; external reference mode. V_{REF} = 4.096V; 4.7μF at REF pin; external clock, f_{CLK} = 2.0MHz with 50% duty cycle; T_A = T_{MIN} to T_{MAX}; unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT (buffer disabled, reference input applied to REF pin)						
Input Voltage Range			2.4		4.18	V
Input Current		V _{REF} = 4.18V Normal, or STANDBY power-down mode			400	μA
		FULL power-down mode			1	
Input Resistance		Normal, or STANDBY power-down mode	10			kΩ
		FULL power-down mode	5			MΩ
REFADJ Threshold for Buffer Disable			V _{DD} - 50mV			V
POWER REQUIREMENTS						
Supply Voltage	V _{DD}		4.75		5.25	V
Supply Current	I _{DD}	Normal mode, bipolar ranges			18	mA
		Normal mode, unipolar ranges		6	10	
		STANDBY power-down mode		700	850	μA
		FULL power-down mode (Note 7)		60	120	
Power-Supply Rejection Ratio (Note 8)	PSRR	External reference = 4.096V	±0.1		±1/2	LSB
		Internal reference	±1/2			
TIMING						
Internal Clock Frequency	f _{CLK}	C _{CLK} = 100pF	1.25	1.56	2.00	MHz
External Clock Frequency Range	f _{CLK}		0.1		2.0	MHz
Acquisition Time	t _{ACQI}	Internal acquisition	External CLK	3.0		μs
			Internal CLK	3.0	5.0	
	t _{ACQE}	External acquisition (Note 9) After FULLPD or STBYPD	3.0		5	
Conversion Time	t _{CONV}	External CLK	6.0			μs
		Internal CLK, C _{CLK} = 100pF	6.0	7.7	10.0	
Throughput Rate		External CLK			100	ksps
		Internal CLK, C _{CLK} = 100pF	62			
Bandgap Reference Start-Up Time		Power-up (Note 10)		200		μs
Reference Buffer Settling		To 0.1mV REF bypass capacitor fully discharged	C _{REF} = 4.7μF	8		ms
			C _{REF} = 33μF	60		
DIGITAL INPUTS (D7-D0, CLK, RD, WR, CS) (Note 11)						
Input High Voltage	V _{INH}		2.4			V
Input Low Voltage	V _{INL}				0.8	V
Input Leakage Current	I _{IN}	V _{IN} = 0V or V _{DD}			±10	μA
Input Capacitance	C _{IN}	(Note 5)			15	pF

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

MAX196/MAX198

ELECTRICAL CHARACTERISTICS (continued)

($V_{DD} = 5V \pm 5\%$; unipolar/bipolar range; external reference mode, $V_{REF} = 4.096V$; $4.7\mu F$ at REF pin; external clock, $f_{CLK} = 2.0MHz$ with 50% duty cycle; $T_A = T_{MIN}$ to T_{MAX} ; unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUTS (D11–D0, INT)						
Output Low Voltage	V_{OL}	$V_{DD} = 4.75V$, $I_{SINK} = 1.6mA$			0.4	V
Output High Voltage	V_{OH}	$V_{DD} = 4.75V$, $I_{SOURCE} = 1mA$	$V_{DD} - 1$			V
Three-State Output Capacitance	C_{OUT}	(Note 5)			15	pF

TIMING CHARACTERISTICS

($V_{DD} = 5V \pm 5\%$; unipolar/bipolar range; external reference mode, $V_{REF} = 4.096V$; $4.7\mu F$ at REF pin; external clock, $f_{CLK} = 2.0MHz$ with 50% duty cycle; $T_A = T_{MIN}$ to T_{MAX} ; unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS Pulse Width	t_{CS}		80			ns
WR Pulse Width	t_{WR}		80			ns
CS to WR Setup Time	t_{CSWS}		0			ns
CS to WR Hold Time	t_{CSWH}		0			ns
CS to RD Setup Time	t_{CSRS}		0			ns
CS to RD Hold Time	t_{CSRH}		0			ns
CLK to WR Setup Time	t_{CWS}				100	ns
CLK to WR Hold Time	t_{CWH}				50	ns
Data Valid to WR Setup	t_{DS}		60			ns
Data Valid to WR Hold	t_{DH}		0			ns
RD Low to Output Data Valid	t_{DO}	Figure 2, $C_L = 100pF$ (Note 12)			120	ns
RD High to Output Disable	t_{TR}	(Note 13)			70	ns
RD Low to INT High Delay	t_{INT1}				120	ns

Note 1: Accuracy specifications tested at $V_{DD} = 5.0V$. Performance at power-supply tolerance limits guaranteed by Power-Supply Rejection test. Tested for the $\pm 10V$ (MAX196) and $\pm 4.096V$ (MAX198) input ranges.

Note 2: External reference: $V_{REF} = 4.096V$, offset error nulled, ideal last code transition = FS - 3/2LSB.

Note 3: Ground "on" channel; sine wave applied to all "off" channels.

Note 4: Maximum full-power input frequency for 1LSB error with 10ns jitter = 3kHz.

Note 5: Guaranteed by design. Not tested.

Note 6: Use static loads only.

Note 7: Tested using internal reference.

Note 8: PSRR measured at full-scale.

Note 9: External acquisition timing: starts at data valid at ACQMOD = low control byte; ends at rising edge of WR with ACQMOD = high control byte.

Note 10: Not subject to production testing. Provided for design guidance only.

Note 11: All input control signals specified with $t_R = t_F = 5ns$ from a voltage level of 0.8V to 2.4V.








Note 12: t_{DO} is measured with the load circuits of Figure 2 and defined as the time required for an output to cross 0.8V or 2.4V.

Note 13: t_{TR} is defined as the time required for the data lines to change by 0.5V.

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

Typical Operating Characteristics

($T_A = +25^\circ\text{C}$, unless otherwise noted.)



Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

Pin Description

MAX196/MAX198

PIN	NAME	FUNCTION
1	CLK	Clock Input. In external clock mode, drive CLK with a TTL/CMOS-compatible clock. In internal clock mode, place a capacitor (C _{CLK}) from this pin to ground to set the internal clock frequency: f _{CLK} = 1.56MHz typical with C _{CLK} = 100pF.
2	\overline{CS}	Chip Select, active low
3-14	D11-D0	Three-State Digital I/O, D11 = MSB
15	AGND	Analog Ground
16-21	CH0-CH5	Analog Input Channels
22	REFADJ	Bandgap Voltage-Reference Output/External Adjust Pin. Bypass with a 0.01 μ F capacitor to AGND. Connect to V _{DD} when using an external reference at the REF pin.
23	REF	Reference Buffer Output/ADC Reference Input. In internal reference mode, the reference buffer provides a 4.096V nominal output, externally adjustable at REFADJ. In external reference mode, disable the internal buffer by pulling REFADJ to V _{DD} .
24	\overline{INT}	\overline{INT} goes low when conversion is complete and output data is ready.
25	\overline{RD}	If \overline{CS} is low, a falling edge on \overline{RD} will enable a read operation on the data bus.
26	\overline{WR}	In the internal acquisition mode, when \overline{CS} is low, a rising edge on \overline{WR} latches in configuration data and starts an acquisition plus a conversion cycle. In the external acquisition mode, when \overline{CS} is low, the first rising edge on \overline{WR} starts an acquisition, and a second rising edge on \overline{WR} ends acquisition and starts a conversion cycle.
27	V _{DD}	+5V Supply. Bypass with 0.1 μ F capacitor to AGND.
28	DGND	Digital Ground




Figure 1. Reference-Adjust Circuit




Figure 2. Load Circuits for Enable Time

Detailed Description

Converter Operation

The MAX196/MAX198 multirange, fault-tolerant ADCs use successive approximation and internal input track/hold (T/H) circuitry to convert an analog signal to a 12-bit digital output. The 12-bit parallel-output format provides easy interface to microprocessors (μ Ps). Figure 3 shows the MAX196/MAX198 in the simplest operational configuration.

Analog-Input Track/Hold

In the internal acquisition control mode (control bit D5 set to 0), the T/H enters its tracking mode on \overline{WR} 's rising edge, and enters its hold mode when the internally timed (6 clock cycles) acquisition interval ends. In bipolar mode and unipolar mode (MAX196 only), a low-impedance input source, which settles in less than 1.5 μ s, is required to maintain conversion accuracy at the maximum conversion rate.

When the MAX198 is configured for unipolar mode, the input does not need to be driven from a low-impedance source. The acquisition time (t_{AZ}) is a function of the source output resistance (R_s), the channel input resistance (R_{IN}), and the T/H capacitance.

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

Acquisition time is calculated as follows:

For 0V to VREF: $t_{AZ} = 9 \times (R_S + R_{IN}) \times 16\text{pF}$

For 0V to VREF/2: $t_{AZ} = 9 \times (R_S + R_{IN}) \times 32\text{pF}$

where $R_{IN} = 7\text{k}\Omega$ and t_{AZ} is never less than $2\mu\text{s}$ (0V to VREF range) or $3\mu\text{s}$ (0V to VREF/2 range).

In the external acquisition control mode ($D_5 = 1$), the T/H enters its tracking mode on the first WR rising edge and enters its hold mode when it detects the second WR rising edge with $D_5 = 0$ (see External Acquisition section).




Figure 3. Operational Diagram




Figure 4. Equivalent Input Circuit

Input Bandwidth

The ADC's input tracking circuitry has a 5MHz small-signal bandwidth. When using the internal acquisition mode with an external clock frequency of 2MHz, a 100ksp/s throughput rate can be achieved. It is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended (MAX274/MAX275 continuous time filters).

Input Range and Protection

Figure 4 shows the equivalent input circuit. The full-scale input voltage depends on the voltage at the reference (VREF). The MAX196 uses a scaling factor, which allows input voltage ranges of $\pm 10V$, $\pm 5V$, 0V to +10V, or 0V to +5V with a 4.096V voltage reference (Table 1). Program the desired range by setting the appropriate control bits (D_3 , D_4) in the control byte (Tables 2 and 3). The MAX198 does not use a scaling factor, so its input voltage range directly corresponds with the reference voltage. It can be programmed for input voltages of $\pm V_{REF}$, $\pm V_{REF}/2$, 0V to VREF, or 0V to VREF/2 (Table 3). When an external reference is applied at REFADJ, the voltage at REF is given by $V_{REF} = 1.6384 \times V_{REFADJ}$ ($2.4V < V_{REF} < 4.18V$).

The input channels are overvoltage protected to $\pm 16.5V$. This protection is active even if the device is in power-down mode.

Even with $V_{DD} = 0V$, the input resistive network provides current-limiting that adequately protects the device.

Digital Interface

Input data (control byte) and output data are multiplexed on a three-state parallel interface. This parallel I/O can easily be interfaced with a μP . CS, WR, and RD control the write and read operations. CS is the standard chip-select signal, which enables a μP to address the MAX196/MAX198 as an I/O port. When high, it disables the WR and RD inputs and forces the interface into a high-Z state.

Table 1. Full Scale and Zero Scale (MAX196 only)

RANGE (V)	ZERO SCALE (V)	-FULL SCALE	+FULL SCALE
0 to +5	0	—	$V_{REF} \times 1.2207$
0 to +10	0	—	$V_{REF} \times 2.4414$
± 5	—	$-V_{REF} \times 1.2207$	$V_{REF} \times 1.2207$
± 10	—	$-V_{REF} \times 2.4414$	$V_{REF} \times 2.4414$

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

MAX196/MAX198
Table 2. Control-Byte Format

D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)
PD1	PD0	ACQMOD	RNG	BIP	A2	A1	A0

BIT	NAME	DESCRIPTION
7, 6	PD1, PD0	These two bits select the clock and power-down modes (Table 4).
5	ACQMOD	0 = internally controlled acquisition (6 clock cycles), 1 = externally controlled acquisition
4	RNG	Selects the full-scale voltage magnitude at the input (Table 3).
3	BIP	Selects unipolar or bipolar conversion mode (Table 3).
2, 1, 0	A2, A1, A0	These are address bits for the input mux to select the "on" channel (Table 5).

Table 3. Range and Polarity Selection

BIP	RNG	INPUT RANGE (V) (MAX196)	INPUT RANGE (V) (MAX198)
0	0	0 to 5	0 to $V_{REF}/2$
0	1	0 to 10	0 to V_{REF}
1	0	± 5	$\pm V_{REF}/2$
1	1	± 10	$\pm V_{REF}$

Table 4. Clock and Power-Down Selection

PD1	PD0	DEVICE MODE
0	0	Normal Operation / External Clock Mode
0	1	Normal Operation / Internal Clock Mode
1	0	Standby Power-Down (STBYPD): clock mode is unaffected
1	1	Full Power-Down (FULLPD): clock mode is unaffected

Table 5. Channel Selection

A2	A1	A0	CH0	CH1	CH2	CH3	CH4	CH5
0	0	0	*					
0	0	1		*				
0	1	0			*			
0	1	1				*		
1	0	0					*	
1	0	1						*

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

Input Format

The control byte is latched into the device, on pins D7-D0, during a write cycle. Table 2 shows the control-byte format.

Output Data Format

The output data format is binary in unipolar mode and two-complement binary in bipolar mode. When reading the output data, \overline{CS} and \overline{RD} must be low.

How to Start a Conversion

Conversions are initiated with a write operation, which selects the mux channel and configures the MAX196/MAX198 for either a unipolar or bipolar input range. A write pulse ($\overline{WR} + \overline{CS}$) can either start an acquisition interval or initiate a combined acquisition plus conversion. The sampling interval occurs at the end of the acquisition interval. The ACQMOD bit in the input control byte offers two options for acquiring the signal: internal or external. The conversion period lasts for 12 clock cycles in either internal or external clock or acquisition mode.

Writing a new control byte during a conversion cycle will abort the conversion and start a new acquisition interval.

Internal Acquisition

Select internal acquisition by writing the control byte with the ACQMOD bit cleared (ACQMOD = 0). This causes the write pulse to initiate an acquisition interval whose

duration is internally timed. Conversion starts when this six-clock-cycle acquisition interval (3 μ s with $f_{CLK} = 2$ MHz) ends (see Figure 5).

External Acquisition

Use the external acquisition timing mode for precise control of the sampling aperture and/or independent control of acquisition and conversion times. The user controls acquisition and start-of-conversion with two separate write pulses. The first pulse, written with ACQMOD = 1, starts an acquisition interval of indeterminate length. The second write pulse, written with ACQMOD = 0, terminates acquisition and starts conversion on \overline{WR} 's rising edge (Figure 6). However, if the second control byte contains ACQMOD = 1, an indefinite acquisition interval is restarted.

The address bits for the input mux must have the same values on the first and second write pulses. Power-down mode bits (PD0, PD1) can assume new values on the second write pulse (see *Power-Down Mode* section).

How to Read a Conversion

A standard interrupt signal, INT, is provided to allow the device to flag the μ P when the conversion has ended and a valid result is available. INT goes low when conversion is complete and the output data is ready (Figures 5 and 6). It returns high on the first read cycle or if a new control byte is written.




Figure 5. Conversion Timing Using Internal Acquisition Mode

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

MAX196/MAX198




Figure 6. Conversion Timing Using External Acquisition Mode

Clock Modes

The MAX196/MAX198 operate with either an internal or an external clock. Control bits (D6, D7) select either internal or external clock mode. Once the desired clock mode is selected, changing these bits to program power-down will not affect the clock mode. In each mode, internal or external acquisition can be used. At power-up, external clock mode is selected.

Internal Clock Mode

Select internal clock mode to free the μP from the burden of running the SAR conversion clock. To select this mode, write the control byte with D7 = 0 and D6 = 1. A 100pF capacitor between the CLK pin and ground sets this frequency to 1.56MHz nominal. Figure 7 shows a linear relationship between the internal clock period and the value of the external capacitor used.




Figure 7. Internal Clock Period vs. Clock Pin Capacitance

External Clock Mode

Select external clock mode by writing the control byte with D7 = 0 and D6 = 0. Figure 8 shows CLK and WR timing relationships in internal and external acquisition modes, with an external clock. A 100kHz to 2.0MHz external clock with 45% to 55% duty cycle is required for proper operation. Operating at clock frequencies lower than 100kHz will cause a voltage droop across the hold capacitor, and subsequently degrade performance.

MAX196/MAX198

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface




Figure 8a. External Clock and \overline{WR} Timing (Internal Acquisition Mode)




Figure 8b. External Clock and \overline{WR} Timing (External Acquisition Mode)

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

MAX196/MAX198

Applications Information

Power-On Reset

At power-up, the internal power-on reset circuitry sets INT high and puts the device in normal operation/external clock mode. This state is selected to keep the internal clock from loading the external clock driver when the part is used in external clock mode.

Internal or External Reference

The MAX196/MAX198 can operate with either an internal or external reference. An external reference can be connected to either the REF pin or the REFADJ pin (Figure 9).

To use the REF input directly, disable the internal buffer by tying REFADJ to V_{DD}. Using the REFADJ input eliminates the need to buffer the reference externally. When the reference is applied at REFADJ, bypass REFADJ with a 0.01μF capacitor to AGND.

The REFADJ internal buffer gain is trimmed to 1.6384 to provide 4.096V at the REF pin from a 2.5V reference.

Internal Reference

The internally trimmed 2.50V reference is gained through the REFADJ buffer to provide 4.096V at REF. Bypass the REF pin with a 4.7μF capacitor to AGND and the REFADJ pin with a 0.01μF capacitor to AGND. The internal reference voltage is adjustable to ±1.5% (±65 LSBs) with the reference-adjust circuit of Figure 1.

External Reference

At REF and REFADJ, the input impedance is a minimum of 10kΩ for DC currents. During conversions, an external reference at REF must be able to deliver 400μA DC load currents, and must have an output impedance of 10Ω or less. If the reference has higher output impedance or is noisy, bypass it close to the REF pin with a 4.7μF capacitor to AGND.

With an external reference voltage of less than 4.096V at the REF pin or less than 2.5V at the REFADJ pin, the increase in the ratio of the RMS noise to the LSB value (FS / 4096) results in performance degradation (loss of effective bits).

Power-Down Mode

To save power, you can put the converter into low-current shutdown mode between conversions. Two programmable power-down modes are available: STBYPD and FULLPD. Select STBYPD or FULLPD by programming PDD and PD1 in the input control byte. When power-down is asserted, it becomes effective only after the end of conversion. In all power-down modes, the interface remains active and conversion




Figure 9a. Internal Reference




Figure 9b. External Reference. Reference at REF




Figure 9c. The external reference overdrives the internal reference.

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

results may be read. Input overvoltage protection is active in all power-down modes. The device returns to normal operation on the first \overline{WR} falling edge during write operation.

Choosing Power-Down Modes

The bandgap reference and reference buffer remain active in STBYPD mode, maintaining the voltage on the 4.7 μ F capacitor at the REF pin. This is a "DC" state that does not degrade after power-down of any duration. Therefore, you can use any sampling rate with this mode, without regard to start-up delays.

However, in FULLPD mode, only the bandgap reference is active. Connect a 33 μ F capacitor between REF and AGND to maintain the reference voltage between conversions and to reduce transients when the buffer is enabled and disabled. Throughput rates down to 1ksps can be achieved without allotting extra acquisition time for reference recovery prior to conversion. This allows conversion to begin immediately after power-down ends. If the discharge of the REF capacitor during FULLPD exceeds the desired limits for accuracy (less

than a fraction of an LSB), run a STBYPD power-down cycle prior to starting conversions. Take into account that the reference buffer recharges the bypass capacitor at an 80mV/ms slew rate, and add 50 μ s for settling time. Throughput rates of 10ksps offer typical supply currents of 470 μ A, using the recommended 33 μ F capacitor value.

Auto-Shutdown

Selecting STBYPD on every conversion automatically shuts the MAX196/MAX198 down after each conversion without requiring any start-up time on the next conversion.

Transfer Function

Output data coding for the MAX196/MAX198 is binary in unipolar mode with 1LSB = (FS / 4096) and two's-complement binary in bipolar mode with 1LSB = [(2 x FS) / 4096]. Code transitions occur halfway between successive-integer LSB values. Figures 10 and 11 show the input/output (I/O) transfer functions for unipolar and bipolar operations, respectively. For full-scale (FS) values, refer to Table 1.




Figure 10. Unipolar Transfer Function




Figure 11. Bipolar Transfer Function

Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface

Layout, Grounding, and Bypassing

Careful printed circuit board layout is essential for best system performance. For best performance, use a ground plane. To reduce crosstalk and noise injection, keep analog and digital signals separate. Digital ground lines can run between digital signal lines to minimize interference. Connect analog grounds and DGND in a star configuration to AGND. For noise-free operation, ensure the ground return from AGND to the supply ground is low impedance and as short as possible. Connect the logic grounds directly to the supply ground. Bypass V_{DD} with $0.1\mu\text{F}$ and $4.7\mu\text{F}$ capacitors to AGND to minimize high- and low-frequency fluctuations. If the supply is excessively noisy, connect a 5Ω resistor between the supply and V_{DD} , as shown in Figure 12.





Figure 12. Power-Supply Grounding Connection

MAX196/MAX198

Functional Diagram



Multirange, Single +5V, 12-Bit DAS with 12-Bit Bus Interface


MAX196/MAX198

Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX196BC/D	0°C to +70°C	Dice*
MAX196AENI	-40°C to +85°C	28 Narrow Plastic DIP
MAX196BENI	-40°C to +85°C	28 Narrow Plastic DIP
MAX196AEWI	-40°C to +85°C	28 Wide SO
MAX196BEWI	-40°C to +85°C	28 Wide SO
MAX196AEAI	-40°C to +85°C	28 SSOP
MAX196BEAI	-40°C to +85°C	28 SSOP
MAX196AMYI	-55°C to +125°C	28 Narrow Ceramic SB**
MAX196BMYI	-55°C to +125°C	28 Narrow Ceramic SB**
MAX198ACNI	0°C to +70°C	28 Narrow Plastic DIP
MAX198BCNI	0°C to +70°C	28 Narrow Plastic DIP
MAX198ACWI	0°C to +70°C	28 Wide SO
MAX198BCWI	0°C to +70°C	28 Wide SO
MAX198ACAI	0°C to +70°C	28 SSOP
MAX198BCAI	0°C to +70°C	28 SSOP
MAX198BC/D	0°C to +70°C	Dice*
MAX198AENI	-40°C to +85°C	28 Narrow Plastic DIP
MAX198BENI	-40°C to +85°C	28 Narrow Plastic DIP
MAX198AEWI	-40°C to +85°C	28 Wide SO
MAX198BEWI	-40°C to +85°C	28 Wide SO
MAX198AEAI	-40°C to +85°C	28 SSOP
MAX198BEAI	-40°C to +85°C	28 SSOP
MAX198AMYI	-55°C to +125°C	28 Narrow Ceramic SB**
MAX198BMYI	-55°C to +125°C	28 Narrow Ceramic SB**

* Dice are specified at $T_A = +25^\circ\text{C}$, DC parameters only.
 ** Contact factory for availability and processing to MIL-STD-883.

Chip Topography



TRANSISTOR COUNT: 2956
 SUBSTRATE CONNECTED TO GND

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94085 (408) 737-7600**

© 1995 Maxim Integrated Products Printed USA **MAXIM** is a registered trademark of Maxim Integrated Products.

LF 355N, LF 356N, LF 357N Penguat Operasi Masukan JFET (JFET Input Operational Amplifiers)

Penguat-penguat operasi ini memiliki transistor-transistor masukan JFET, dengan arus-arus gelincir dan arus-arus masukan sangat kecil. Keluarannya dirancang untuk beban bersifat kapasitas tinggi tanpa sesuatu persoalan stabilitas.

Tarif Maksimum

Tegangan catu	V_S	= 18	V
Tegangan masukan diferensial	V_{ID}	= 30	V
Lama hubungsingkat keluaran	t_{QSD}	∞	
Jangkah suhu simpan	T_s	-55 - 125	° C
Suhu pertemuan	T_j	100	° C
Resistansi termik antara sistem-udara lingkungan	$R_{\theta SAmb}$	175	K/W

Sifat-sifat tambahan:

- Resistansi masukan sangat tinggi
- Sedikit hanyut oleh perubahan suhu
- Lebarjalur lebar
- Dibolehkan tegangan masukan tinggi sampai $+V_S$
- Kompensasi frekuensi intern

Konfigurasi pena





Diagram rangkaian



Siemens

IC LINIER

Karakteristik

 $V_S = \pm 15 \text{ V}$, $T_{amb} = 25 \text{ }^\circ\text{C}$

		min	typ	max	
Open loop supply current consumption	LF 355 N LF 356 N, LF 357 N	I_S	2 5	4 10	mA
Input offset voltage	$(R_G = 50 \Omega)$	V_{IO}	3	10	mV
Input offset current		I_{IO}	3	50	pA
Input current		I_I	30	200	pA
Input resistance		R_I	10^{12}		Ω
Open loop voltage gain		A_{VO}	80	106	dB
Rate of rise					
	LF 355 N: $A_V = 1$	$\frac{dv}{dq}$	5		V/ μs
	LF 356 N: $A_V = 1$	$\frac{dtr}{dt}$	12		V/ μs
	LF 357 N: $A_V = 5$		50		V/ μs
Performance bandwidth	LF 355 N	f_p	2.5		MHz
	LF 356 N	f_p	5		MHz
	LF 357 N	f_p	20		MHz
Transient time (for 0.01%)					
	LF 355 N	t_r	4		μs
	LF 356 N, LF 357 N	t_r	1.5		μs
Input noise voltage					
$R_S = 100 \Omega, f = 100 \text{ Hz}$:	LF 355 N	V_{IN}	25		$\text{nV}/\sqrt{\text{Hz}}$
	LF 356 N, LF 357 N	V_{IN}	15		$\text{nV}/\sqrt{\text{Hz}}$
$R_S = 100 \Omega, f = 1000 \text{ Hz}$:	LF 355 N	V_{IN}	20		$\text{nV}/\sqrt{\text{Hz}}$
	LF 356 N, LF 357 N	V_{IN}	12		$\text{nV}/\sqrt{\text{Hz}}$
Input noise current					
$f = 100 \text{ Hz}$, or 1000 Hz		I_{IN}	0.01		$\text{pA}/\sqrt{\text{Hz}}$
Input capacitance		C_I	3		pF

Karakteristik


 $V_S = \pm 15 \text{ V}$; $T_{amb} = 0 \text{ to } 70 \text{ }^\circ\text{C}$,

unless otherwise specified

Input offset voltage $R_G = 50 \Omega$		V_{IO}		14	mV
Temperature coefficient of V_{IO} : $R_S = 50 \Omega$		α_{VIO}	5		$\mu\text{V}/\text{K}$
Change of α_{VIO}					
after a change of V_{IO} adjustment ¹⁾		$\Delta\alpha_{VIO}$	0.5		per mV
Input offset current $T_I = 70 \text{ }^\circ\text{C}$		I_{IO}		2	nA
Input current ²⁾ $T_I = 70 \text{ }^\circ\text{C}$		I_I		8	nA
Open loop voltage gain					
$R_L = 2 \text{ k}\Omega$, $V_{O_{pp}} = \pm 10 \text{ V}$		A_{VO}	63		dB
Output voltage	$R_L = 10 \text{ k}\Omega$	$V_{O_{pp}}$	12	± 13	V
	$R_L = 2 \text{ k}\Omega$	$V_{O_{pp}}$	10	± 12	V
Input common mode range		V_{IC}	+11	+12	V
Common mode rejection		k_{CMR}	80	100	dB
Supply voltage rejection		k_{SVR}	80	100	dB

Catatan:

- 1) Kalau dibandingkan dengan harga asli yang tak dapat ditepatkan, koefisien suhu dari tegangan gelincir masukan yang telah ditepatkan hanya berubah sedikit (lumrahnya $0,5 \mu\text{V}/\text{K}$) untuk setiap mV dalam jangkang stelan. Penepatan tegangan gelincir tidaklah berpengaruh kepada tindasan ragam tunggal (*common mode rejection*) dan kepada penguatan ikal terbuka.
- 2) Arus masukan berlipat hampir dua-kali, kalau suhu pertemuan naik 10 K .



J Suffix — Case 532-08 (Ceramic)
 N Suffix — Case 546-06 (Plastic)

SN54/74LS04

HEX INVERTER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			2.4	mA	V _{CC} = MAX
				5.6		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF



J Suffix — Case 532-08 (Ceramic)
 N Suffix — Case 546-06 (Plastic)

SN54/74LS08

QUAD 2-INPUT AND GATE
 LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			4.8	mA	V _{CC} = MAX	
				8.8			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PWL}	Turn On Delay, Input to Output		10	20	ns	



SN54/74LS32



J Suffix — Case 622-08 (Ceramic)
 N Suffix — Case 645-06 (Plastic)

QUAD 2-INPUT OR GATE
 LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	µA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			6.2	mA	V _{CC} = MAX
				9.3		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		14	22	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		14	22	ns	



SN54/74LS125A
SN54/74LS126A

TRUTH TABLES

LS125A

INPUTS		OUTPUT
E	D	
L	L	L
L	H	H
H	X	(Z)


LS126A

INPUTS		OUTPUT
E	D	
H	L	L
H	H	H
L	X	(Z)


L = LOW Voltage Level
H = HIGH Voltage Level
X = Don't Care
(Z) = High Impedance (off)

QUAD 3-STATE BUFFERS
LOW POWER SCHOTTKY

J Suffix — Case 632-22 (Ceramic)
N Suffix — Case 645-23 (Plastic)



LS125A



LS126A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.4		V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.4		V	
V_{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	$I_{OL} = 12 \text{ mA}$, $V_{CC} = V_{CC \text{ MIN}}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74	0.35	0.5	V	
I_{OZH}	Output Off Current HIGH			20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 2.4 \text{ V}$
I_{OZL}	Output Off Current LOW			-20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0.4 \text{ V}$
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current	-40		-225	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current: LS125A			20	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0 \text{ V}$, $V_E = 4.5 \text{ V}$
				22		



SN5474LS125A • SN5474LS126A

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
IOH	Output Current — High	54			-1.0	mA
		74			-2.6	
IOL	Output Current — Low	54			12	mA
		74			24	

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
tPLH	Propagation Delay, Data to Output	LS125A	9.0	15	ns	Fig. 2
tPLH		LS126A	9.0	15		
tPHL		LS125A	7.0	18		
tPHL		LS126A	9.0	18		
tPZH	Output Enable Time to HIGH Level	LS125A	12	20	ns	Figs. 4, 5
tPZH		LS126A	15	25		
tPZL	Output Enable Time to LOW Level	LS125A	15	25	ns	Figs. 3, 5
tPZL		LS126A	21	35		
tPHZ	Output Disable Time from HIGH Level	LS125A		20	ns	Figs. 4, 5
tPHZ		LS126A		25		
tPLZ	Output Disable Time from LOW Level	LS125A		20	ns	Figs. 3, 5
tPLZ		LS126A		25		





DESCRIPTION — The LSTTL/MSI SN54LS/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

A₀ — A₂ Address Inputs
 E₁, E₂ Enable (Active LOW) Inputs
 E₃ Enable (Active HIGH) Input
 O₀ — O₇ Active LOW Outputs (Note b)

LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5/2.5 U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS138


**1-OF-8-DECODER/
 DEMULTIPLEXER
 LOW POWER SCHOTTKY**

LOGIC SYMBOL



VCC = Pin 16
 GND = Pin 8


**CONNECTION DIAGRAM
 DIP (TOP VIEW)**



J Suffix — Case 620-09 (Ceramic)
 N Suffix — Case 648-08 (Plastic)

NOTE:
 The Flatpack version has the same pinouts (Connection Diagram) as the Dual-In-Line Package.

LOGIC DIAGRAM:



SN5474LS138

FUNCTIONAL DESCRIPTION — The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs (A_0, A_1, A_2) and when enabled provides eight mutually exclusive active LOW outputs ($\bar{O}_0-\bar{O}_7$). The LS138 features three Enable inputs, two active LOW (\bar{E}_1, \bar{E}_2) and one active HIGH (E_3). All outputs will be HIGH unless \bar{E}_1 and \bar{E}_2 are LOW and E_3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

INPUTS						OUTPUTS							
\bar{E}_1	\bar{E}_2	E_3	A_0	A_1	A_2	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3	\bar{O}_4	\bar{O}_5	\bar{O}_6	\bar{O}_7
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care




Fig. a.

SN5474LS133

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage	54		2.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		2.5			
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	VCC = MIN, IIN = -18 mA	
VOH	Output HIGH Voltage	54	2.5	3.5	V	VCC = MIN, IOH = MAX, VIN = VIH = VIL per Truth Table	
		74	2.7	3.5	V		
VOL	Output LOW Voltage	54,74		0.25	0.4	V	IOL = 4.0 mA IOL = 8.0 mA
		74		0.35	0.5	V	
IIH	Input HIGH Current			20	μA	VCC = MAX, VIN = 2.7 V	
				21	mA	VCC = MAX, VIN = 7.0 V	
II L	Input LOW Current			-0.4	mA	VCC = MAX, VIN = 0.4 V	
IOS	Short Circuit Current	-20		-100	mA	VCC = MAX	
ICC	Power Supply Current			10	mA	VCC = MAX	

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LEVEL OF DELAY	LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
tPLH	Propagation Delay Address to Output	2		13	20	ns	VCC = 5.0 V CL = 15 pF
tPHL	Propagation Delay Address to Output	2		27	41		
tPLH	Propagation Delay Address to Output	3		13	27		
tPHL	Propagation Delay Address to Output	3		25	39		
tPLH	Propagation Delay E1 or E2 Enable to Output	2		12	18		
tPHL	Propagation Delay E3 Enable to Output	2		21	32		
tPLH	Propagation Delay E3 Enable to Output	3		17	25	ns	
tPHL	Propagation Delay E3 Enable to Output	3		25	33		

AC WAVEFORMS




Fig. 1




Fig. 2

BIODATA



Nama : Andhi Setjo Hendrata
NRP : 5103094044
NIRM : 94.7.003.31073.06047
Tempat, Tanggal Lahir : Surabaya, 6 Mei 1975
Agama : Katolik
Alamat : Jl. Gili 3/11, Surabaya

Riwayat Pendidikan:

- ☞ Tahun 1988 Lulus SDK Xaverius II Surabaya.
- ☞ Tahun 1991 Lulus SMPK Angelus Custos Surabaya.
- ☞ Tahun 1994 Lulus SMAK Frateran Surabaya.
- ☞ Tahun 2000 Lulus Sarjana Fakultas Teknik Jurusan Teknik Elektro Universitas Katolik Widya Mandala Surabaya.