

LAMPIRAN A

LISTING PROGRAM

Program Controller

```
#include <AT89x51.h>

#define y_in P2_0
#define x_in P2_1
#define atas P0_0
#define bawah P0_1
#define kiri P0_2
#define kanan P0_3
#define kirim P0_4

int temp,temp2,temp3,temp4;

void main ()
{
    atas=0;
    bawah=0;
    kiri=0;
    kanan=0;
    while (1)
    {
        kirim=1;
        temp=0;
        while (y_in==1)
        {
            temp++;
        }
        temp2=0;
        while (y_in==0)
        {
            temp2++;
        }
        temp3=0;
        while (x_in==1)
        {
            temp3++;
        }
        temp4=0;
        while(x_in==0)
        {
            temp4++;
        }
    }
}
```

```

if ((temp<=temp2+20)&&(temp>=temp2-20))
{
    atas=1;
    bawah=1;
    kirim=0;
    kirim=1;
}
else if (temp<temp2-20)
{
    atas=0;
    bawah=1;
    kirim=0;
    kirim=1;
}
else if (temp>temp2+20)
{
    atas=1;
    bawah=0;
    kirim=0;
    kirim=1;
}
if ((temp3<=temp4+20)&&(temp3>=temp4-20))
{
    kiri=1;
    kanan=1;
    kirim=0;
    kirim=1;
}
else if (temp3<temp4-20)
{
    kiri=0;
    kanan=1;
    kirim=0;
    kirim=1;
}
else if (temp3>temp4+20)
{
    kiri=1;
    kanan=0;
    kirim=0;
    kirim=1;
}
}
}

```

Program Device

```
#include <at89x51.h>

#define a P2_0
#define b P2_1
#define c P2_2
#define d P2_3
#define maju P0_0
#define mundur P0_1
#define kiri P0_2
#define kanan P0_3
#define datalcd P3
#define rs P1_1
#define e P1_2
#define opto P1_7

const char kata[] = "JARAK = ";

int sa,temp,buf,buf2,buf3,dat,i,buf4,buf5,test,koma;
long int count,count2,count3;

void tunda(int loop2)
{
    int loop;

    loop=0;
    while (loop<=loop2)
    {
        loop++;
        TH1=(-5000/256)-1;
        TL1=(-5000%256);
        TF1=0;
        TR1=1;
        while (!TF1);
    }
}

void kirim_p(int dat1)
{
    rs=0;
    datalcd=dat1;
    e=1;
    e=0;
    tunda(3);
}
```

```

void initlcd()
{
    tunda(3);
    kirim_p(56);
    kirim_p(56);
    kirim_p(56);
    kirim_p(56);
    kirim_p(6);
    kirim_p(12);
    kirim_p(1);
}

void kirim_k(int dat2)
{
    rs=1;
    datalcd=dat2;
    e=1;
    e=0;
    tunda(3);
}

void cursorhome()
{
    rs=0;
    kirim_p(2);
}

void clear()
{
    rs=0;
    kirim_p(1);
}

void karakter(int bil)
{
    if (bil==0)
        dat=48;
    if (bil==1)
        dat=49;
    if (bil==2)
        dat=50;
    if (bil==3)
        dat=51;
    if (bil==4)
        dat=52;
}

```

```

    if (bil==5)
        dat=53;
    if (bil==6)
        dat=54;
    if (bil==7)
        dat=55;
    if (bil==8)
        dat=56;
    if (bil==9)
        dat=57;
}

main()
{
    sa=0;
    maju=0;
    mundur=0;
    temp=0;
    buf=0;
    buf3=buf4=0;
    count=count2=count3=0;
    initlcd();
    buf2=0;
    test=0;
    while(sa=1)
    {
        if ((c==1)&&(d==1)&&(buf==0))
        {
            maju=0;
            mundur=0;
            buf=1;
            buf4=0;
            test=1;
        }
        if ((c==0)&&(d==1))
        {
            maju=1;
            mundur=0;
            temp=1;
            buf4=1;
            test=0;
        }else
        if ((c==1)&&(d==0))
        {
            mundur=1;
            maju=1;
        }
    }
}

```

```

        temp=2;
        buf4=2;
        test=0;
    }

    if ((a==1)&&(b==1))
    {
        kiri=0;
        kanan=0;
        buf=0;
    }
    if ((a==0)&&(b==1)&&(temp==1)&&(buf==1))
    {
        kiri=1;
        maju=1;
        mundur=0;
        kanan=0;
        buf4=1;
        test=0;
    }else
    if ((a==0)&&(b==1)&&(temp==2)&&(buf==1))
    {
        kiri=1;
        kanan=0;
        mundur=1;
        maju=1;
        buf4=2;
        test=0;
    }
}
else
    if ((a==1)&&(b==0)&&(temp==1)&&(buf==1))
    {
        kiri=1;
        kanan=1;
        maju=1;
        mundur=0;
        buf4=1;
        test=0;
    }else
    if ((a==1)&&(b==0)&&(temp==2)&&(buf==1))
    {
        kiri=1;
        kanan=1;
        mundur=1;
        maju=1;
    }
buf4=2;

```

```

        test=0;
    }else
        if ((a==1)&&(b==0)&&(temp==0))
        {
            kiri=1;
            kanan=1;
        }else
        if ((a==0)&&(b==1)&&(temp==0))
        {
            kiri=1;
            kanan=0;
        }
}

```

```

if (opto==1)
{
    if (buf2==0)
    {
        buf2=1;
        if (buf4==1)
        {
            count++;
            count2=0;
            count3=count*11.817;
        }
        if (buf4==2)
        {
            count2++;
            count=0;
            count3=count2*11.817;
        }
    }
}
else
    buf2=0;

```

```

if (buf4!=0)
{
    kirim_p(128);
    for(i=0;i<8;i++)
    {
        kirim_k(kata[i]);
    }
    karakter(count3/10000);
    kirim_k(dat);
}

```



```

        karakter((count3/1000)-((count3/10000)*10));
        kirim_k(dat);
        karakter((count3/100)-((count3/1000)*10));
        kirim_k(dat);

        kirim_k(44);

koma=count3;
if (count3>99)
        koma=count3-((count3/100)*100);

        karakter(koma/10);
        kirim_k(dat);
        karakter(koma-((koma/10)*10));
        kirim_k(dat);
        kirim_k(20);
        kirim_k(77);
    }
else
{
        count=0;
        count2=0;
    }
}


```

LAMPIRAN B

GAMBAR ALAT




Gambar Controller



Gambar Device

LAMPIRAN C


GAMBAR RANGKAIAN LENGKAP CONTROLLER




Rangkaian Lengkap Controller

LAMPIRAN D

GAMBAR RANGKAIAN LENGKAP *DEVICE*



(A)



(B)

(A) Gambar Rangkaian Lengkap Penerima

(B) Gambar *Driver* Motor

LAMPIRAN E

FEATURES

2-Axis Acceleration Sensor on a Single IC Chip
 5 mm \times 5 mm \times 2 mm Ultrasmall Chip Scale Package
 2 mg Resolution at 60 Hz
 Low-Power < 0.6 mA
 Direct Interface to Low-Cost Microcontrollers via
 Duty Cycle Output
 BW Adjustment with a Single Capacitor
 3 V to 5.25 V Single Supply Operation
 1000 g Shock Survival

APPLICATIONS


2-Axis Tilt Sensing with Faster Response than
 Electrolytic, Mercury, or Thermal Sensors
 Computer Peripherals
 Information Appliances
 Alarms and Motion Detectors
 Disk Drives
 Vehicle Security

GENERAL DESCRIPTION

The ADXL202E is a low-cost, low-power, complete 2-axis accelerometer with a digital output, all on a single monolithic IC. It is an improved version of the ADXL202AQC/JQC. The ADXL202E will measure accelerations with a full-scale range of $\pm 2 g$. The ADXL202E can measure both dynamic acceleration (e.g., vibration) and static acceleration (e.g., gravity).

The outputs are analog voltage or digital signals whose duty cycles (ratio of pulsewidth to period) are proportional to acceleration. The duty cycle outputs can be directly measured by a microprocessor counter, without an A/D converter or glue logic. The duty cycle period is adjustable from 0.5 ms to 10 ms via a single resistor (R_{SET}).

FUNCTIONAL BLOCK DIAGRAM



The typical noise floor is $200 \mu g \sqrt{Hz}$, allowing signals below 2 mg (at 60 Hz bandwidth) to be resolved.

The bandwidth of the accelerometer is set with capacitors C_X and C_Y at the X_{FILT} and Y_{FILT} pins. An analog output can be reconstructed by filtering the duty cycle output.

The ADXL202E is available in 5 mm \times 5 mm \times 2 mm 8-lead hermetic LCC package.

*Patents Pending

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>
 Fax: 781/326-8703 © Analog Devices, Inc., 2000

ADXL202E—SPECIFICATIONS ($T_A = T_{MIN}$ to T_{MAX} , $T_A = 25^\circ\text{C}$ for J Grade only, $V_{DD} = 5\text{ V}$, $R_{SET} = 125\text{ k}\Omega$, Acceleration = 0 g, unless otherwise noted.)

Parameter	Conditions	TPC ¹ Graph	ADXL202JE			ADXL202AE			Unit
			Min	Typ	Max	Min	Typ	Max	
SENSOR INPUT	Each Axis								
Measurement Range ²			±2			±2			g
Nonlinearity	Best Fit Straight Line			0.2			0.2		% of FS
Alignment Error ³		X		±1			±1		Degrees
Alignment Error	X Sensor to Y Sensor			0.01			0.01		Degrees
Cross-Axis Sensitivity ⁴		X		±2			±2		%
SENSITIVITY	Each Axis								
Duty Cycle per g	T1/T2, $V_{DD} = 5\text{ V}$	X	10.5	12.5	14.5	10	12.5	15	%/g
Duty Cycle per g	T1/T2, $V_{DD} = 3\text{ V}$	X	9.0	11	13.0	8.5	11	13.5	%/g
Sensitivity X_{FILT} , Y_{FILT}	$V_{DD} = 5\text{ V}$	X	265	312	360	250	312	375	mV/g
Sensitivity X_{FILT} , Y_{FILT}	$V_{DD} = 3\text{ V}$	X	140	167	195	140	167	200	mV/g
Temperature Drift ⁵	Delta from 25°C	X		±0.5			±0.5		%
ZERO g BIAS LEVEL	Each Axis								
0 g Duty Cycle	T1/T2, $V_{DD} = 5\text{ V}$	X	34	50	66	30	50	70	%
0 g Duty Cycle	T1/T2, $V_{DD} = 3\text{ V}$	X	31	50	69	31	50	69	%
0 g Voltage X_{FILT} , Y_{FILT}	$V_{DD} = 5\text{ V}$	X	2.1	2.5	2.9	2.0	2.5	3.0	V
0 g Voltage X_{FILT} , Y_{FILT}	$V_{DD} = 3\text{ V}$	X	1.2	1.5	1.8	1.2	1.5	1.8	V
0 g Duty Cycle vs. Supply		X		1.0	4.0		1.0	4.0	%/V
0 g Offset vs. Temperature ⁵	Delta from 25°C	X		2.0			2.0		mg/°C
NOISE PERFORMANCE									
Noise Density	@ 25°C	X		200			200	1000	$\mu\text{g}/\sqrt{\text{Hz}}$ rms
FREQUENCY RESPONSE									
3 dB Bandwidth	At Pins X_{FILT} , Y_{FILT}			6			6		kHz
Sensor Resonant Frequency				10			10		kHz
FILTER									
R_{FILT} Tolerance	32 k Ω Nominal			±15			±15		%
Minimum Capacitance	At Pins X_{FILT} , Y_{FILT}		1000			1000			pF
SELF-TEST									
Duty Cycle Change	Self-Test "0" to "1"			10			10		%
DUTY CYCLE OUTPUT STAGE									
F_{SET}	$R_{SET} = 125\text{ k}\Omega$		0.7		1.3	0.7		1.3	kHz
Output High Voltage	$I = 25\ \mu\text{A}$		$V_S - 200\text{ mV}$			$V_S - 200\text{ mV}$			V
Output Low Voltage	$I = 25\ \mu\text{A}$			200			200		mV
T2 Drift vs. Temperature				50			50		ppm/°C
Rise/Fall Time				200			200		ns
POWER SUPPLY									
Operating Voltage Range			3		5.25	3.0		5.25	V
Quiescent Supply Current				0.6	1.0		0.6	1.0	mA
Turn-On Time	C_{FILT} in μF		$160 \times C_{FILT} + 0.3$			$160 \times C_{FILT} + 0.3$			ms
TEMPERATURE RANGE									
Specified Performance AE						-40		+85	°C
Operating Range			0		70	-40		+85	°C

NOTES

¹Typical Performance Characteristics.

²Guaranteed by measurement of initial offset and sensitivity.

³Alignment error is specified as the angle between the true and indicated axis of sensitivity (see TPC 15).

⁴Cross-axis sensitivity is the algebraic sum of the alignment and the inherent sensitivity errors.

⁵Defined as the output change from ambient to maximum temperature or ambient to minimum temperature.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Acceleration (Any Axis, Unpowered for 0.5 ms) 1000 g
 Acceleration (Any Axis, Powered for 0.5 ms) 500 g
 +V_S -0.3 V to +6.0 V
 Output Short Circuit Duration, (Any Pin to Common) Indefinite
 Operating Temperature -55°C to +125°C
 Storage Temperature -65°C to +150°C


*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicate in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Drops onto hard surfaces can cause shocks of greater than 1000 g and exceed the absolute maximum rating of the device. Care should be exercised in handling to avoid damage.

Package Characteristics

Package Weight	θ_{JA}	θ_{JC}	Device
8-Lead LCC	120°C/W	tbd°C/W	<1.0 grams

PIN CONFIGURATION



BOTTOM VIEW

PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Description
1	ST	Self-Test
2	T2	Connect R _{SET} to Set T2 Period
3	COM	Common
4	Y _{OUT}	Y-Channel Duty Cycle Output
5	X _{OUT}	X-Channel Duty Cycle Output
6	Y _{FILT}	Y-Channel Filter Pin
7	X _{FILT}	X-Channel Filter Pin
8	V _{DD}	3 V to 5.25 V

ORDERING GUIDE

Model	No. of Axes	Specified Voltage	Temperature Range	Package Description	Package Option
ADXL202JE	2	3 V to 5 V	0 to 70°C	8-Lead LCC	E-8
ADXL202AE	2	3 V to 5 V	-40°C to +85°C	8-Lead LCC	E-8

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADXL202E features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




ADXL202E—Typical Performance Characteristics*

$V_{DD} = 3\text{ V}$


$V_{DD} = 5\text{ V}$




TPC 1. X-Axis Zero g Bias Distribution at X_{FLT} , $V_{DD} = 3\text{ V}$




TPC 4. X-Axis Zero g Bias Distribution at X_{FLT} , $V_{DD} = 5\text{ V}$




TPC 2. Y-Axis Zero g Bias Distribution at Y_{FLT} , $V_{DD} = 3\text{ V}$



TPC 5. Y-Axis Zero g Bias Distribution at Y_{FLT} , $V_{DD} = 5\text{ V}$



TPC 3. X-Axis Sensitivity Distribution at X_{FLT} , $V_{DD} = 3\text{ V}$




TPC 6. X-Axis Sensitivity Distribution at X_{FLT} , $V_{DD} = 5\text{ V}$


*Data taken from 4500 parts over 3 lots minimum.

$V_{DD} = 3\text{ V}$


$V_{DD} = 5\text{ V}$




TPC 7. Y-Axis Sensitivity Distribution at Y_{FILT} , $V_{DD} = 3\text{ V}$




TPC 10. Y-Axis Sensitivity Distribution at Y_{FILT} , $V_{DD} = 5\text{ V}$




TPC 8. X-Axis Sensitivity at X_{OUT} , $V_{DD} = 3\text{ V}$



TPC 11. X-Axis Sensitivity at X_{OUT} , $V_{DD} = 5\text{ V}$










TPC 9. Y-Axis Sensitivity at Y_{OUT} , $V_{DD} = 3\text{ V}$




TPC 12. Y-Axis Sensitivity at Y_{OUT} , $V_{DD} = 5\text{ V}$

ADXL202E







TPC 19. X-Axis Zero g Drift Due to Temperature Distribution, -40°C to +85°C




TPC 22. Y-Axis Zero g Drift Due to Temperature Distribution, -40°C to +85°C




TPC 20. X-Axis Sensitivity Drift at X_{FILT} Due to Temperature Distribution, -40°C to +85°C



TPC 23. Y-Axis Sensitivity Drift at Y_{FILT} Due to Temperature Distribution, -40°C to +85°C




TPC 21. Typical X-Axis Zero g vs. Output for 16 Parts



TPC 24. Typical Y-Axis Zero g vs. Output for 16 Parts

ADXL202E



TPC 25. Normalized DCM Period (T2) vs. Temperature

DEFINITIONS

- T1 Length of the "on" portion of the cycle.
- T2 Length of the total cycle.
- Duty Cycle Ratio of the "on" time (T1) of the cycle to the total cycle (T2). Defined as T1/T2 for the ADXL202E/ADXL210.
- Pulsewidth Time period of the "on" pulse. Defined as T1 for the ADXL202E/ADXL210.

THEORY OF OPERATION

The ADXL202E is a complete, dual-axis acceleration measurement system on a single monolithic IC. It contains a polysilicon surface-micromachined sensor and signal conditioning circuitry to implement an open loop acceleration measurement architecture. For each axis, an output circuit converts the analog signal to a duty cycle modulated (DCM) digital signal that can be decoded with a counter/timer port on a microprocessor. The ADXL202E is capable of measuring both positive and negative accelerations to at least $\pm 2 g$. The accelerometer can measure static acceleration forces such as gravity, allowing it to be used as a tilt sensor.

The sensor is a surface micromachined polysilicon structure built on top of the silicon wafer. Polysilicon springs suspend the structure over the surface of the wafer and provide a resistance against acceleration forces. Deflection of the structure is measured using a differential capacitor that consists of independent fixed plates and central plates attached to the moving mass. The fixed plates are driven by 180° out of phase square waves. An acceleration will deflect the beam and unbalance the differential capacitor, resulting in an output square wave whose amplitude is proportional to acceleration. Phase sensitive demodulation techniques are then used to rectify the signal and determine the direction of the acceleration.

The output of the demodulator drives a duty cycle modulator (DCM) stage through a $32 k\Omega$ resistor. At this point a pin is available on each channel to allow the user to set the signal bandwidth of the device by adding a capacitor. This filtering improves measurement resolution and helps prevent aliasing.

After being low-pass filtered, the analog signal is converted to a duty cycle modulated signal by the DCM stage. A single resistor sets the period for a complete cycle (T2), which can be set between 0.5 ms and 10 ms (see Figure 12). A 0 g acceleration produces a

nominally 50% duty cycle. The acceleration signal can be determined by measuring the length of the T1 and T2 pulses with a counter/timer or with a polling loop using a low cost microcontroller.

An analog output voltage can be obtained either by buffering the signal from the X_{FILT} and Y_{FILT} pin, or by passing the duty cycle signal through an RC filter to reconstruct the dc value.

The ADXL202E will operate with supply voltages as low as 3.0 V or as high as 5.25 V.




Figure 1. Typical Output Duty Cycle

APPLICATIONS

POWER SUPPLY DECOUPLING

For most applications a single $0.1 \mu F$ capacitor, C_{DC}, will adequately decouple the accelerometer from signal and noise on the power supply. However, in some cases, especially where digital devices such as microcontrollers share the same power supply, digital noise on the supply may cause interference on the ADXL202E output. This may be observed as a slowly undulating fluctuation of voltage at X_{FILT} and Y_{FILT}. If additional decoupling is needed, a 100Ω (or smaller) resistor or ferrite beads, may be inserted in the supply line of the ADXL202E.




Figure 2.

DESIGN PROCEDURE FOR THE ADXL202E

The design procedure for using the ADXL202E with a duty cycle output involves selecting a duty cycle period and a filter capacitor. A proper design will take into account the application requirements for bandwidth, signal resolution and acquisition time, as discussed in the following sections.

Decoupling Capacitor C_{DC}

A 0.1 μF capacitor is recommended from V_{DD} to COM for power supply decoupling.

ST

The ST pin controls the self-test feature. When this pin is set to V_{DD} , an electrostatic force is exerted on the beam of the accelerometer. The resulting movement of the beam allows the user to test if the accelerometer is functional. The typical change in output will be 10% at the duty cycle outputs (corresponding to 800 mg). This pin may be left open circuit or connected to common in normal use.

Duty Cycle Decoding

The ADXL202E's digital output is a duty cycle modulator. Acceleration is proportional to the ratio $T1/T2$. The nominal output of the ADXL202E is:

$$0\text{ g} = 50\% \text{ Duty Cycle}$$

Scale factor is 12.5% Duty Cycle Change per g

These nominal values are affected by the initial tolerance of the device including zero g offset error and sensitivity error.

$T2$ does not have to be measured for every measurement cycle. It need only be updated to account for changes due to temperature, (a relatively slow process). Since the $T2$ time period is shared by both X and Y channels, it is necessary only to measure it on one channel of the ADXL202E. Decoding algorithms for various microcontrollers have been developed. Consult the appropriate Application Note.




Figure 3. Block Diagram

Setting the Bandwidth Using C_X and C_Y

The ADXL202E has provisions for bandlimiting the X_{FILT} and Y_{FILT} pins. Capacitors must be added at these pins to implement low-pass filtering for antialiasing and noise reduction. The equation for the 3 dB bandwidth is:

$$F_{-3dB} = \frac{1}{2\pi(32\text{ k}\Omega) \times C(x,y)}$$

or, more simply, $F_{-3dB} = \frac{5\mu\text{F}}{C_{(X,Y)}}$

The tolerance of the internal resistor (R_{FILT}), can vary typically as much as $\pm 15\%$ of its nominal value of 32 k Ω ; so the bandwidth will vary accordingly. A minimum capacitance of 1000 pF for $C_{(X,Y)}$ is required in all cases.

Table I. Filter Capacitor Selection, C_X and C_Y

Bandwidth	Capacitor Value
10 Hz	0.47 μF
50 Hz	0.10 μF
100 Hz	0.05 μF
200 Hz	0.027 μF
500 Hz	0.01 μF
5 kHz	0.001 μF

Setting the DCM Period with R_{SET}

The period of the DCM output is set for both channels by a single resistor from R_{SET} to ground. The equation for the period is:

$$T2 = \frac{R_{SET} (\Omega)}{125\text{ M}\Omega}$$

A 125 k Ω resistor will set the duty cycle repetition rate to approximately 1 kHz, or 1 ms. The device is designed to operate at duty cycle periods between 0.5 ms and 10 ms.

Table II. Resistor Values to Set $T2$

$T2$	R_{SET}
1 ms	125 k Ω
2 ms	250 k Ω
5 ms	625 k Ω
10 ms	1.25 M Ω

Note that the R_{SET} should always be included, even if only an analog output is desired. Use an R_{SET} value between 500 k Ω and 2 M Ω when taking the output from X_{FILT} or Y_{FILT} . The R_{SET} resistor should be placed close to the $T2$ Pin to minimize parasitic capacitance at this node.

Selecting the Right Accelerometer

For most tilt sensing applications the ADXL202E is the most appropriate accelerometer. Its higher sensitivity (12.5%/g) allows the user to use a lower speed counter for PWM decoding while maintaining high resolution. The ADXL210 should be used in applications where accelerations of greater than $\pm 2\text{ g}$ are expected.

ADXL202E

MICROCOMPUTER INTERFACES

The ADXL202E is specifically designed to work with low-cost microcontrollers. Specific code sets, reference designs, and application notes are available from the factory. This section will outline a general design procedure and discuss the various trade-offs that need to be considered.

The designer should have some idea of the required performance of the system in terms of:

Resolution: the smallest signal change that needs to be detected.

Bandwidth: the highest frequency that needs to be detected.

Acquisition Time: the time that will be available to acquire the signal on each axis.

These requirements will help to determine the accelerometer bandwidth, the speed of the microcontroller clock and the length of the T2 period.

When selecting a microcontroller it is helpful to have a counter timer port available. The microcontroller should have provisions for software calibration. While the ADXL202E is a highly accurate accelerometer, it has a wide tolerance for initial offset. The easiest way to null this offset is with a calibration factor saved on the microcontroller or by a user calibration for zero *g*. In the case where the offset is calibrated during manufacture, there are several options, including external EEPROM and microcontrollers with "one-time programmable" features.

DESIGN TRADE-OFFS FOR SELECTING FILTER CHARACTERISTICS: THE NOISE/BW TRADE-OFF

The accelerometer bandwidth selected will determine the measurement resolution (smallest detectable acceleration). Filtering can be used to lower the noise floor and improve the resolution of the accelerometer. Resolution is dependent on both the analog filter bandwidth at X_{FILT} and Y_{FILT} and on the speed of the microcontroller counter.

The analog output of the ADXL202E has a typical bandwidth of 5 kHz, while the duty cycle modulators' bandwidth is 500 Hz. The user must filter the signal at this point to limit aliasing errors. To minimize DCM errors the analog bandwidth should be less than 1/10 the DCM frequency. Analog bandwidth may be increased to up to 1/2 the DCM frequency in many applications. This will result in greater dynamic error generated at the DCM.

The analog bandwidth may be further decreased to reduce noise and improve resolution. The ADXL202E noise has the characteristics of white Gaussian noise that contributes equally at all frequencies and is described in terms of μg per root Hz; i.e., the noise is proportional to the square root of the bandwidth of the accelerometer. It is recommended that the user limit bandwidth to the lowest frequency needed by the application, to maximize the resolution and dynamic range of the accelerometer.

With the single pole roll-off characteristic, the typical noise of the ADXL202E is determined by the following equation:

$$\text{Noise (rms)} = (200 \mu\text{g}/\sqrt{\text{Hz}}) \times (\sqrt{\text{BW} \times 1.6})$$

At 100 Hz the noise will be:

$$\text{Noise (rms)} = (200 \mu\text{g}/\sqrt{\text{Hz}}) \times (\sqrt{100 \times (1.6)}) = 2.53 \text{ mg}$$

Often the peak value of the noise is desired. Peak-to-peak noise can only be estimated by statistical methods. Table III is useful for estimating the probabilities of exceeding various peak values, given the rms value.

Table III. Estimation of Peak-to-Peak Noise

Nominal Peak-to-Peak Value	% of Time that Noise Will Exceed Nominal Peak-to-Peak Value
2.0 × rms	32%
4.0 × rms	4.6%
6.0 × rms	0.27%
8.0 × rms	0.006%

The peak-to-peak noise value will give the best estimate of the uncertainty in a single measurement.

Table IV gives typical noise output of the ADXL202E for various C_X and C_Y values.

Table IV. Filter Capacitor Selection, C_X and C_Y

Bandwidth	C_X, C_Y	rms Noise	Peak-to-Peak Noise Estimate 95% Probability (rms × 4)
10 Hz	0.47 μF	0.8 mg	3.2 mg
50 Hz	0.10 μF	1.8 mg	7.2 mg
100 Hz	0.05 μF	2.5 mg	10.1 mg
200 Hz	0.027 μF	3.6 mg	14.3 mg
500 Hz	0.01 μF	5.7 mg	22.6 mg

CHOOSING T2 AND COUNTER FREQUENCY: DESIGN TRADE-OFFS

The noise level is one determinant of accelerometer resolution. The second relates to the measurement resolution of the counter when decoding the duty cycle output.

The ADXL202E's duty cycle converter has a resolution of approximately 14 bits; better resolution than the accelerometer itself. The actual resolution of the acceleration signal is, however, limited by the time resolution of the counting devices used to decode the duty cycle. The faster the counter clock, the higher the resolution of the duty cycle and the shorter the T2 period can be for a given resolution. The following table shows some of the trade-offs. It is important to note that this is the resolution due to the microprocessors' counter. It is probable that the accelerometer's noise floor may set the lower limit on the resolution, as discussed in the previous section.

Table V. Trade-Offs Between Microcontroller Counter Rate, T2 Period, and Resolution of Duty Cycle Modulator

T2 (ms)	R _{SET} (kΩ)	ADXL202E Sample Rate	Counter-Clock Rate (MHz)	Counts per T2 Cycle	Counts per g	Resolution (mg)
1.0	124	1000	2.0	2000	250	4.0
1.0	124	1000	1.0	1000	125	8.0
1.0	124	1000	0.5	500	62.5	16.0
5.0	625	200	2.0	10000	1250	0.8
5.0	625	200	1.0	5000	625	1.6
5.0	625	200	0.5	2500	312.5	3.2
10.0	1250	100	2.0	20000	2500	0.4
10.0	1250	100	1.0	10000	1250	0.8
10.0	1250	100	0.5	5000	625	1.6


STRATEGIES FOR USING THE DUTY CYCLE OUTPUT WITH MICROCONTROLLERS

Application notes outlining various strategies for using the duty cycle output with low cost microcontrollers are available from the factory.

USING THE ADXL202E AS A DUAL-AXIS TILT SENSOR

One of the most popular applications of the ADXL202E is tilt measurement. An accelerometer uses the force of gravity as an input vector to determine orientation of an object in space.

An accelerometer is most sensitive to tilt when its sensitive axis is perpendicular to the force of gravity, i.e., parallel to the earth's surface. At this orientation its sensitivity to changes in tilt is highest. When the accelerometer is oriented on axis to gravity, i.e., near its +1 g or -1 g reading, the change in output acceleration per degree of tilt is negligible. When the accelerometer is perpendicular to gravity, its output will change nearly 17.5 mg per degree of tilt, but at 45° degrees it is changing only at 12.2 mg per degree and resolution declines. The following table illustrates the changes in the X and Y axes as the device is tilted ±90° through gravity.



X Axis Orientation to Horizon (°)	X Output		Y Output (g)	
	X Output (g)	Δ per Degree of Tilt (mg)	Y Output (g)	Δ per Degree of Tilt (mg)
-90	-1.000	-0.2	0.000	17.5
-75	-0.966	4.4	0.259	16.9
-60	-0.866	8.6	0.500	15.2
-45	-0.707	12.2	0.707	12.4
-30	-0.500	15.0	0.866	8.9
-15	-0.259	16.8	0.966	4.7
0	0.000	17.5	1.000	0.2
15	0.259	16.9	0.966	-4.4
30	0.500	15.2	0.866	-8.6
45	0.707	12.4	0.707	-12.2
60	0.866	8.9	0.500	-15.0
75	0.966	4.7	0.259	-16.8
90	1.000	0.2	0.000	-17.5

Figure 4. How the X and Y Axes Respond to Changes in Tilt

A DUAL AXIS TILT SENSOR: CONVERTING ACCELERATION TO TILT

When the accelerometer is oriented so both its X and Y axes are parallel to the earth's surface it can be used as a two axis tilt sensor with a roll and a pitch axis. Once the output signal from the accelerometer has been converted to an acceleration that varies between -1 g and +1 g, the output tilt in degrees is calculated as follows:

$$\text{Pitch} = \text{ASIN} (Ax/1 g)$$

$$\text{Roll} = \text{ASIN} (Ay/1 g)$$

Be sure to account for overranges. It is possible for the accelerometers to output a signal greater than ±1 g due to vibration, shock or other accelerations.

MEASURING 360° OF TILT

It is possible to measure a full 360° of orientation through gravity by using two accelerometers oriented perpendicular to one another (see Figure 5). When one sensor is reading a maximum change in output per degree, the other is at its minimum.




Figure 5. Using a Two-Axis Accelerometer to Measure 360° of Tilt

USING THE ANALOG OUTPUT

The ADXL202E was specifically designed for use with its digital outputs, but has provisions to provide analog outputs as well.

Duty Cycle Filtering

An analog output can be reconstructed by filtering the duty cycle output. This technique requires only passive components. The duty cycle period (T2) should be set to <1 ms. An RC filter with a 3 dB point at least a factor of >10 less than the duty cycle frequency is connected to the duty cycle output. The filter resistor should be no less than 100 kΩ to prevent loading of the output stage. The analog output signal will be ratiometric to the supply voltage. The advantage of this method is an output scale factor of approximately double the analog output. Its disadvantage is that the frequency response will be lower than when using the X_{FILT}, Y_{FILT} output.

X_{FILT}, Y_{FILT} Output

The second method is to use the analog output present at the X_{FILT} and Y_{FILT} pin. Unfortunately, these pins have a 32 kΩ output impedance and are not designed to drive a load directly. An op amp follower may be required to buffer this pin. The advantage of this method is that the full 5 kHz bandwidth of the accelerometer is available to the user. A capacitor still must be added at this point for filtering. The duty cycle converter should be kept running by using R_{SET} <10 MΩ. Note that the accelerometer offset and sensitivity are ratiometric to the supply voltage. The offset and sensitivity are nominally:

$$0 g \text{ Offset} = V_{DD}/2$$

$$\text{ADXL202E Sensitivity} = (60 \text{ mV} \times V_S)/g$$

Features

- Compatible with MCS[®]-51 Products
- 4K Bytes of In-System Programmable (ISP) Flash Memory
 - Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 128 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-bit Timer/Counters
- Six Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Fast Programming Time
- Flexible ISP Programming (Byte and Page Mode)

Description

The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.



**8-bit
Microcontroller
with 4K Bytes
In-System
Programmable
Flash**

AT89S51


2487B-MICRO-12/03






Pin Configurations


PDIP




PLCC




TQFP



PDIP



Block Diagram





Pin Description

- VCC** Supply voltage (all packages except 42-PDIP).
- GND** Ground (all packages except 42-PDIP; for 42-PDIP GND connects only the logic core and the embedded program memory).
- VDD** Supply voltage for the 42-PDIP which connects only the logic core and the embedded program memory.
- PWRVDD** Supply voltage for the 42-PDIP which connects only the I/O Pad Drivers. The application board **MUST** connect both VDD and PWRVDD to the board supply voltage.
- PWRGND** Ground for the 42-PDIP which connects only the I/O Pad Drivers. PWRGND and GND are weakly connected through the common silicon substrate, but not through any metal link. The application board **MUST** connect both GND and PWRGND to the board ground.

Port 0 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification.**

Port 1 Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pull-ups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.5	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SCK (used for In-System Programming)

Port 2 Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL}) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3

Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S51, as shown in the following table.

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	$\overline{INT0}$ (external interrupt 0)
P3.3	$\overline{INT1}$ (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	\overline{WR} (external data memory write strobe)
P3.7	\overline{RD} (external data memory read strobe)

RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

ALE/ \overline{PROG}

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (\overline{PROG}) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

\overline{PSEN}

Program Store Enable (\overline{PSEN}) is the read strobe to external program memory.

When the AT89S51 is executing code from external program memory, \overline{PSEN} is activated twice each machine cycle, except that two \overline{PSEN} activations are skipped during each access to external data memory.

\overline{EA}/V_{PP}

External Access Enable. \overline{EA} must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, \overline{EA} will be internally latched on reset.

\overline{EA} should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier



Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

Table 1. AT89S51 SFR Map and Reset Values

0F8H									0FFH
0F0H	B 00000000								0F7H
0E8H									0EFH
0E0H	ACC 00000000								0E7H
0D8H									0DFH
0D0H	PSW 00000000								0D7H
0C8H									0CFH
0C0H									0C7H
0B8H	IP XX000000								0BFH
0B0H	P3 11111111								0B7H
0A8H	IE 0X000000								0AFH
0A0H	P2 11111111		AUXR1 XXXXXX0				WDTRST XXXXXX0		0A7H
98H	SCON 00000000	SBUF XXXXXXXX							9FH
90H	P1 11111111								97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0		8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000		PCON 0XXX0000	87H

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register.

Table 2. AUXR: Auxiliary Register

AUXR	Address = 8EH						Reset Value = XXX00XX0B	
Not Bit Addressable								
	-	-	-	WDIDLE	DISRTO	-	-	DISALE
Bit	7	6	5	4	3	2	1	0
-	Reserved for future expansion							
DISALE	Disable/Enable ALE							
	DISALE							
	Operating Mode							
	0	ALE is emitted at a constant rate of 1/6 the oscillator frequency						
	1	ALE is active only during a MOVX or MOVC instruction						
DISRTO	Disable/Enable Reset-out							
	DISRTO							
	0	Reset pin is driven High after WDT times out						
	1	Reset pin is input only						
WDIDLE	Disable/Enable WDT in IDLE mode							
	WDIDLE							
	0	WDT continues to count in IDLE mode						
	1	WDT halts counting in IDLE mode						

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should **ALWAYS** initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.



Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and rest under software control and is not affected by reset.

Table 3. AUXR1: Auxiliary Register 1

AUXR1	Address = A2H							Reset Value = XXXXXXX0B
Not Bit Addressable								
	-	-	-	-	-	-	-	DPS
Bit	7	6	5	4	3	2	1	0
-	Reserved for future expansion							
DPS	Data Pointer Register Select							
	DPS							
	0	Selects DPTR Registers DP0L, DP0H						
	1	Selects DPTR Registers DP1L, DP1H						

Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

Program Memory

If the \overline{EA} pin is connected to GND, all program fetches are directed to external memory.

On the AT89S51, if \overline{EA} is connected to V_{CC} , program fetches to addresses 0000H through FFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory.

Data Memory

The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.

Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is $98 \times TOSC$, where $TOSC = 1/FOSC$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt, which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

UART

The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further information on the UART operation, refer to the Atmel Web site (<http://www.atmel.com>). From the home page, select "Products", then "Microcontrollers", then "8051-Architecture", then "Documentation", and "Other Documents". Open the Adobe® Acrobat® file "AT89 Series Hardware Description".

Timer 0 and 1

Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the AT89C51. For further information on the timers' operation, refer to the Atmel Web site (<http://www.atmel.com>). From the home page, select "Products", then "Microcontrollers", then "8051-Architecture", then "Documentation", and "Other Documents". Open the Adobe Acrobat file "AT89 Series Hardware Description".

Interrupts

The AT89S51 has a total of five interrupt vectors: two external interrupts ($\overline{INT0}$ and $\overline{INT1}$), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 4 shows that bit positions IE.6 and IE.5 are unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle.


Table 4. Interrupt Enable (IE) Register

(MSB)								(LSB)
EA	-	-	ES	ET1	EX1	ET0	EX0	
Enable Bit = 1 enables the interrupt.								
Enable Bit = 0 disables the interrupt.								

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
-	IE.6	Reserved
-	IE.5	Reserved
ES	IE.4	Serial Port interrupt enable bit
ET1	IE.3	Timer 1 interrupt enable bit
EX1	IE.2	External interrupt 1 enable bit
ET0	IE.1	Timer 0 interrupt enable bit
EX0	IE.0	External interrupt 0 enable bit

User software should never write 1s to reserved bits, because they may be used in future AT89 products.


Figure 1. Interrupt Sources



Oscillator Characteristics


XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Figure 2. Oscillator Connections



Note: C1, C2 = 30 pF \pm 10 pF for Crystals
 = 40 pF \pm 10 pF for Ceramic Resonators

Figure 3. External Clock Drive Configuration



Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt ($\overline{\text{INT0}}$ or $\overline{\text{INT1}}$). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

Table 5. Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Program Memory Lock Bits

The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 6. Lock Bit Protection Modes

	Program Lock Bits			Protection Type
	LB1	LB2	LB3	
1	U	U	U	No program lock features
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled
3	P	P	U	Same as mode 2, but verify is also disabled
4	P	P	P	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.

Programming the Flash – Parallel Mode

The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S51 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89S51, the address, data, and control signals should be set up according to the Flash Programming Modes table (Table 7) and Figures 4 and 5. To program the AT89S51, take the following steps:

1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise EA/V_{PP} to 12V.
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 μs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S51 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/ $\overline{\text{BSY}}$ output signal. P3.0 is pulled low after ALE goes high during programming to indicate $\overline{\text{BUSY}}$. P3.0 is pulled high again when programming is done to indicate **READY**.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. **The status of the individual lock bits can be verified directly by reading them back.**

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(000H) = 1EH indicates manufactured by Atmel

(100H) = 51H indicates AT89S51

(200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/ $\overline{\text{PROG}}$ low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{CC} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

Serial Programming Algorithm

To program and verify the AT89S51 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:
Apply power between VCC and GND pins.
Set RST pin to "H".
If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 0.5 ms at 5V.
4. Any memory location can be verified by using the Read instruction that returns the content at the selected address at serial output MISO/P1.6.
5. At the end of a programming session, RST can be set low to commence normal device operation.



Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used).

Set RST to "L".

Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

Serial Programming Instruction Set






The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 8.

Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Most major worldwide programming vendors offer worldwide support for the Atmel AT89 microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 7. Flash Programming Modes

Mode	V _{CC}	RST	PSEN	ALE/ PROG	EA/ V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7	P0.7-0 Data	P2.3-0	P1.7-0
												Address	
Write Code Data	5V	H	L	 ⁽²⁾	12V	L	H	H	H	H	D _{IN}	A11-8	A7-0
Read Code Data	5V	H	L	H	H	L	L	L	H	H	D _{OUT}	A11-8	A7-0
Write Lock Bit 1	5V	H	L	 ⁽³⁾	12V	H	H	H	H	H	X	X	X
Write Lock Bit 2	5V	H	L	 ⁽³⁾	12V	H	H	H	L	L	X	X	X
Write Lock Bit 3	5V	H	L	 ⁽³⁾	12V	H	L	H	H	L	X	X	X
Read Lock Bits 1, 2, 3	5V	H	L	H	H	H	H	L	H	L	P0.2, P0.3, P0.4	X	X
Chip Erase	5V	H	L	 ⁽¹⁾	12V	H	L	H	L	L	X	X	X
Read Atmel ID	5V	H	L	H	H	L	L	L	L	L	1EH	0000	00H
Read Device ID	5V	H	L	H	H	L	L	L	L	L	51H	0001	00H
Read Device ID	5V	H	L	H	H	L	L	L	L	L	06H	0010	00H

- Notes:
1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
 2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
 3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
 4. RDY/BSY signal is output on P3.0 during programming.
 5. X = don't care.

Figure 4. Programming the Flash Memory (Parallel Mode)





Figure 5. Verifying the Flash Memory (Parallel Mode)



Flash Programming and Verification Characteristics (Parallel Mode)

$T_A = 20^\circ\text{C}$ to 30°C , $V_{CC} = 4.5$ to 5.5V

Symbol	Parameter	Min	Max	Units
V_{PP}	Programming Supply Voltage	11.5	12.5	V
I_{PP}	Programming Supply Current		10	mA
I_{CC}	V_{CC} Supply Current		30	mA
$1/t_{CLCL}$	Oscillator Frequency	3	33	MHz
t_{AVGL}	Address Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
t_{GHAX}	Address Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
t_{DVGL}	Data Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
t_{GHDX}	Data Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
t_{EHS}	P2.7 ($\overline{\text{ENABLE}}$) High to V_{PP}	$48t_{CLCL}$		
t_{SHGL}	V_{PP} Setup to $\overline{\text{PROG}}$ Low	10		μs
t_{GHSL}	V_{PP} Hold After $\overline{\text{PROG}}$	10		μs
t_{GLGH}	$\overline{\text{PROG}}$ Width	0.2	1	μs
t_{AVQV}	Address to Data Valid		$48t_{CLCL}$	
t_{ELQV}	$\overline{\text{ENABLE}}$ Low to Data Valid		$48t_{CLCL}$	
t_{EHQZ}	Data Float After $\overline{\text{ENABLE}}$	0	$48t_{CLCL}$	
t_{GHBL}	$\overline{\text{PROG}}$ High to $\overline{\text{BUSY}}$ Low		1.0	μs
t_{WC}	Byte Write Cycle Time		50	μs

Figure 6. Flash Programming and Verification Waveforms – Parallel Mode





Figure 7. Flash Memory Serial Downloading



Flash Programming and Verification Waveforms – Serial Mode

Figure 8. Serial Programming Waveforms




Table 8. Serial Programming Instruction Set

Instruction	Instruction Format				Operation
	Byte 1	Byte 2	Byte 3	Byte 4	
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output on MISO)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	xxxx A11 A10 A9 A8	A7 A6 A5 A4 A3 A2 A1 A0	A7 A6 A5 A4 A3 A2 A1 A0	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	xxxx A11 A10 A9 A8	A7 A6 A5 A4 A3 A2 A1 A0	A7 A6 A5 A4 A3 A2 A1 A0	Write data to Program memory in the byte mode
Write Lock Bits ⁽¹⁾	1010 1100	1110 00 B1 B2	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (1).
Read Lock Bits	0010 0100	xxxx xxxx	xxxx xxxx	xxxx B3 B2 B1 xx	Read back current status of the lock bits (a programmed lock bit reads back as a "1")
Read Signature Bytes	0010 1000	xxxx A11 A10 A9 A8	A7 xxx xxx0	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	xxxx A11 A10 A9 A8	Byte 0	Byte 1... Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	xxxx A11 A10 A9 A8	Byte 0	Byte 1... Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Note: 1. B1 = 0, B2 = 0 → Mode 1, no lock protection
 B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
 B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
 B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated

Each of the lock bit modes need to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

Serial Programming Characteristics

Figure 9. Serial Programming Timing




Table 9. Serial Programming Characteristics, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 4.0 - 5.5\text{V}$ (Unless Otherwise Noted)

Symbol	Parameter	Min	Typ	Max	Units
$1/t_{CLCL}$	Oscillator Frequency	3		33	MHZ
t_{CLCL}	Oscillator Period	30			ns
t_{SHSL}	SCK Pulse Width High	$8 t_{CLCL}$			ns
t_{SLSH}	SCK Pulse Width Low	$8 t_{CLCL}$			ns
t_{OVSH}	MOSI Setup to SCK High	t_{CLCL}			ns
t_{SHOX}	MOSI Hold after SCK High	$2 t_{CLCL}$			ns
t_{SLIV}	SCK Low to MISO Valid	10	16	32	ns
t_{ERASE}	Chip Erase Instruction Cycle Time			500	ms
t_{SWC}	Serial Byte Write Cycle Time			$64 t_{CLCL} + 400$	μs



Absolute Maximum Ratings*

Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-1.0V to +7.0V
Maximum Operating Voltage.....	6.6V
DC Output Current.....	15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

The values shown in this table are valid for $T_A = -40^\circ\text{C}$ to 85°C and $V_{CC} = 4.0\text{V}$ to 5.5V , unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V_{IL}	Input Low Voltage	(Except \overline{EA})	-0.5	$0.2 V_{CC} - 0.1$	V
V_{IL1}	Input Low Voltage (\overline{EA})		-0.5	$0.2 V_{CC} - 0.3$	V
V_{IH}	Input High Voltage	(Except XTAL1, RST)	$0.2 V_{CC} + 0.9$	$V_{CC} + 0.5$	V
V_{IH1}	Input High Voltage	(XTAL1, RST)	$0.7 V_{CC}$	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	$I_{OL} = 1.6 \text{ mA}$		0.45	V
V_{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	$I_{OL} = 3.2 \text{ mA}$		0.45	V
V_{OH}	Output High Voltage (Ports 1,2,3, ALE, PSEN)	$I_{OH} = -60 \mu\text{A}, V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -25 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -10 \mu\text{A}$	$0.9 V_{CC}$		V
V_{OH1}	Output High Voltage (Port 0 in External Bus Mode)	$I_{OH} = -800 \mu\text{A}, V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -300 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -80 \mu\text{A}$	$0.9 V_{CC}$		V
I_{IL}	Logical 0 Input Current (Ports 1,2,3)	$V_{IN} = 0.45\text{V}$		-50	μA
I_{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2\text{V}, V_{CC} = 5\text{V} \pm 10\%$		-650	μA
I_{L1}	Input Leakage Current (Port 0, \overline{EA})	$0.45 < V_{IN} < V_{CC}$		± 10	μA
RRST	Reset Pulldown Resistor		50	300	$\text{K}\Omega$
C_{IO}	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^\circ\text{C}$		10	pF
I_{CC}	Power Supply Current	Active Mode, 12 MHz		25	mA
		Idle Mode, 12 MHz		6.5	mA
	Power-down Mode ⁽²⁾	$V_{CC} = 5.5\text{V}$		50	μA

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power-down is 2V.


AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{\text{PROG}}$, and $\overline{\text{PSEN}}$ = 100 pF; load capacitance for all other outputs = 80 pF.


External Program and Data Memory Characteristics

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
$1/t_{\text{CLCL}}$	Oscillator Frequency			0	33	MHz
t_{LHL}	ALE Pulse Width	127		$2t_{\text{CLCL}}-40$		ns
t_{AVLL}	Address Valid to ALE Low	43		$t_{\text{CLCL}}-25$		ns
t_{LLAX}	Address Hold After ALE Low	48		$t_{\text{CLCL}}-25$		ns
t_{LLIV}	ALE Low to Valid Instruction In		233		$4t_{\text{CLCL}}-65$	ns
t_{LLPL}	ALE Low to $\overline{\text{PSEN}}$ Low	43		$t_{\text{CLCL}}-25$		ns
t_{PLPH}	$\overline{\text{PSEN}}$ Pulse Width	205		$3t_{\text{CLCL}}-45$		ns
t_{PLIV}	$\overline{\text{PSEN}}$ Low to Valid Instruction In		145		$3t_{\text{CLCL}}-60$	ns
t_{PXIX}	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		ns
t_{PXIZ}	Input Instruction Float After $\overline{\text{PSEN}}$		59		$t_{\text{CLCL}}-25$	ns
t_{PXAV}	$\overline{\text{PSEN}}$ to Address Valid	75		$t_{\text{CLCL}}-8$		ns
t_{AVIV}	Address to Valid Instruction In		312		$5t_{\text{CLCL}}-80$	ns
t_{PLAZ}	$\overline{\text{PSEN}}$ Low to Address Float		10		10	ns
t_{RLRH}	$\overline{\text{RD}}$ Pulse Width	400		$6t_{\text{CLCL}}-100$		ns
t_{WLWH}	$\overline{\text{WR}}$ Pulse Width	400		$6t_{\text{CLCL}}-100$		ns
t_{RLDV}	$\overline{\text{RD}}$ Low to Valid Data In		252		$5t_{\text{CLCL}}-90$	ns
t_{RHDZ}	Data Hold After $\overline{\text{RD}}$	0		0		ns
t_{RHDZ}	Data Float After $\overline{\text{RD}}$		97		$2t_{\text{CLCL}}-28$	ns
t_{LLDV}	ALE Low to Valid Data In		517		$8t_{\text{CLCL}}-150$	ns
t_{AVDV}	Address to Valid Data In		585		$9t_{\text{CLCL}}-165$	ns
t_{LLWL}	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	200	300	$3t_{\text{CLCL}}-50$	$3t_{\text{CLCL}}+50$	ns
t_{AVWL}	Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	203		$4t_{\text{CLCL}}-75$		ns
t_{QVWX}	Data Valid to $\overline{\text{WR}}$ Transition	23		$t_{\text{CLCL}}-30$		ns
t_{QVWH}	Data Valid to $\overline{\text{WR}}$ High	433		$7t_{\text{CLCL}}-130$		ns
t_{WHQX}	Data Hold After $\overline{\text{WR}}$	33		$t_{\text{CLCL}}-25$		ns
t_{RLAZ}	$\overline{\text{RD}}$ Low to Address Float		0		0	ns
t_{WHLH}	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	43	123	$t_{\text{CLCL}}-25$	$t_{\text{CLCL}}+25$	ns


External Program Memory Read Cycle




External Data Memory Read Cycle



External Data Memory Write Cycle



External Clock Drive Waveforms



External Clock Drive


Symbol	Parameter	Min	Max	Units
$1/t_{CLCL}$	Oscillator Frequency	0	33	MHz
t_{CLCL}	Clock Period	30		ns
t_{CHCX}	High Time	12		ns
t_{CLCX}	Low Time	12		ns
t_{CLCH}	Rise Time		5	ns
t_{CHCL}	Fall Time		5	ns

Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for $V_{CC} = 4.0V$ to $5.5V$ and Load Capacitance = 80 pF .

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
t_{XLXL}	Serial Port Clock Cycle Time	1.0		$12t_{CLCL}$		μs
t_{QVXH}	Output Data Setup to Clock Rising Edge	700		$10t_{CLCL}-133$		ns
t_{XHGX}	Output Data Hold After Clock Rising Edge	50		$2t_{CLCL}-80$		ns
t_{XHDX}	Input Data Hold After Clock Rising Edge	0		0		ns
t_{XHdV}	Clock Rising Edge to Input Data Valid		700		$10t_{CLCL}-133$	ns

Shift Register Mode Timing Waveforms




AC Testing Input/Output Waveforms⁽¹⁾



Note: 1. AC Inputs during testing are driven at $V_{CC} - 0.5V$ for a logic 1 and $0.45V$ for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

Float Waveforms⁽¹⁾



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.


Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S51-24AC	44A	Commercial (0° C to 70° C)
		AT89S51-24JC	44J	
		AT89S51-24PC	40P6	
		AT89S51-24SC	42PS6	
		AT89S51-24AI	44A	Industrial (-40° C to 85° C)
		AT89S51-24JI	44J	
		AT89S51-24PI	40P6	
		AT89S51-24SI	42PS6	
33	4.5V to 5.5V	AT89S51-33AC	44A	Commercial (0° C to 70° C)
		AT89S51-33JC	44J	
		AT89S51-33PC	40P6	
		AT89S51-33SC	42PS6	

Package Type	
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
42PS6	42-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Packaging Information

44A – TQFP



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
E	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
B	0.30	–	0.45	
C	0.09	–	0.23	
L	0.45	–	0.75	
e	0.80 TYP			

- Notes:
1. This package conforms to JEDEC reference MS-026, Variation ACB.
 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001



2325 Orchard Parkway
San Jose, CA 95131

TITLE

44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO.

44A

REV.

B

44J - PLCC



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	4.191	-	4.572	
A1	2.286	-	3.048	
A2	0.508	-	-	
D	17.399	-	17.653	
D1	16.510	-	16.662	Note 2
E	17.399	-	17.653	
E1	16.510	-	16.662	Note 2
D2/E2	14.986	-	16.002	
B	0.660	-	0.813	
B1	0.330	-	0.533	
e	1.270 TYP			

- Notes:
1. This package conforms to JEDEC reference MS-018, Variation AC.
 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway
San Jose, CA 95131

TITLE

44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO.




44J

REV.

B



40P6 – PDIP



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	4.826	
A1	0.381	–	–	
D	52.070	–	52.578	Note 2
E	15.240	–	15.875	
E1	13.462	–	13.970	Note 2
B	0.356	–	0.559	
B1	1.041	–	1.651	
L	3.048	–	3.556	
C	0.203	–	0.381	
eB	15.494	–	17.526	
e	2.540 TYP			

Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC.
2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

09/28/01



2325 Orchard Parkway
San Jose, CA 95131

TITLE

40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)


DRAWING NO.

40P6

REV.

B

42PS6 – PDIP



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	4.83	
A1	0.51	–	–	
D	36.70	–	36.96	Note 2
E	15.24	–	15.88	
E1	13.46	–	13.97	Note 2
B	0.38	–	0.56	
B1	0.76	–	1.27	
L	3.05	–	3.43	
C	0.20	–	0.30	
eB	–	–	18.55	
e	1.78 TYP			

- Notes:
1. This package conforms to JEDEC reference MS-011, Variation AC.
 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

11/6/03



2325 Orchard Parkway
San Jose, CA 95131

TITLE

42PS6, 42-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)

DRAWING NO.

42PS6

REV.

A





Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl
Route des Arsenalux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests

www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. MCS® is a registered trademark of Intel Corporation. Adobe® and Acrobat® are the registered trademarks of Adobe Systems Inc. Other terms and product names may be the trademarks of others.




Printed on recycled paper.

2487B-MICRO-12/03

TLP434A & RLP434A RF ASK Hybrid Modules for Radio Control (New Version)

TLP434A Ultra Small Transmitter




- pin 1 : GND
- pin 2 : Data In
- pin 3 : Vcc
- pin 4 : Antenna (RF output)

Frequency 315, 418 and 433.92 Mhz

Modulation : ASK
Operation Voltage : 2 - 12 VDC

RLP434A SAW Based Receiver



- pin 1 : Gnd
- pin 2 : Digital Data Output
- pin 3 : Linear Output /Test
- pin 4 : Vcc
- pin 5 : Vcc
- pin 6 : Gnd
- pin 7 : Gnd
- pin 8 : Antenna

Frequency 315, 418 and 433.92 Mhz


Modulation : ASK
Supply Voltage : 3.3 - 6.0 VDC
Output : Digital & Linear

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vcc	Operating supply voltage		2.0	-	12.0	V
Icc 1	Peak Current (2V)		-	-	1.64	mA
Icc 2	Peak Current (12V)		-	-	19.4	mA
Vh	Input High Voltage	Idata = 100uA (High)	Vcc-0.5	Vcc	Vcc+0.5	V
VI	Input Low Voltage	Idata = 0 uA (Low)	-	-	0.3	V
FO	Absolute Frequency	315Mhz module	314.8	315	315.2	MHz
PO	RF Output Power- 50ohm	Vcc = 9V-12V	-	16	-	dBm
		Vcc = 5V-6V	-	14	-	dBm
DR	Data Rate	External Encoding	12	4.8K	200K	bps

Notes : (Case Temperature = 25°C +/- 2°C, Test Load Impedance : 50 ohm)

Application Circuit :

Typical Key-chain Transmitter using HT12E-18DIP, a Binary 12 bit Encoder from Holtek Semiconductor Inc.



AD8, 9, 10 & 11
Data bit or Address bit

A0 - A7
Address bit


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vcc	Operating supply voltage		3.3	5.0V	6.0	V
I _{tot}	Operating Current		-	4.5	-	mA
Vdata	Data Out	Idata = +200 uA (High)	Vcc-0.5	-	Vcc	V
		Idata = -10 uA (Low)	-	-	0.3	V

Electrical Characteristics

Characteristics	SYM	Min	Typ	Max	Unit
Operation Radio Frequency	FC	315, 418 and 433.92			MHz
Sensitivity	Pref	-110			dBm
Channel Width		+500			KHz
Noise Equivalent BW		4			KHz
Receiver Turn On Time		5			ms
Operation Temperature	Top	-20			C
Baseboard Data Rate		4.8			KHz

Application Circuit :

Typical RF Receiver using 1HT12D-18DIP, a Binary 12 bit Decoder with 8 bit uC HT48RXX from Holtek Semiconductor Inc.



Laipac Technology, Inc.

105 West Beaver Creek Rd. Unit 207 Richmond Hill Ontario L4B 1C6 Canada
Tel: (905)762-1228 Fax: (905)763-1737 e-mail: info@laipac.com



Features

- Operating voltage
 - 2.4V-5V for the HT12A
 - 2.4V-12V for the HT12E
- Low power and high noise immunity CMOS technology
- Low standby current: 0.1 μ A (typ.) at V_{DD}=5V
- HT12A with a 38kHz carrier for infrared transmission medium
- Minimum transmission word
 - Four words for the HT12E
 - One word for the HT12A
- Built-in oscillator needs only 5% resistor
- Data code has positive polarity
- Minimal external components
- HT12A/E: 18-pin DIP/20-pin SOP package

Applications

- Burglar alarm system
- Smoke and fire alarm system
- Garage door controllers
- Car door controllers
- Car alarm system
- Security system
- Cordless telephones
- Other remote control systems

General Description

The 2¹² encoders are a series of CMOS LSIs for remote control system applications. They are capable of encoding information which consists of N address bits and 12-N data bits. Each address/data input can be set to one of the two logic states. The programmed addresses/data are transmitted together with the header bits

via an RF or an infrared transmission medium upon receipt of a trigger signal. The capability to select a \overline{TE} trigger on the HT12E or a DATA trigger on the HT12A further enhances the application flexibility of the 2¹² series of encoders. The HT12A additionally provides a 38kHz carrier for infrared systems.

Selection Table


Function Part No.	Address No.	Address/ Data No.	Data No.	Oscillator	Trigger	Package	Carrier Output	Negative Polarity
HT12A	8	0	4	455kHz resonator	D8-D11	18 DIP 20 SOP	38kHz	No
HT12E	8	4	0	RC oscillator	\overline{TE}	18 DIP 20 SOP	No	No

Note: Address/Data represents pins that can be address or data according to the decoder requirement.

Block Diagram


TE trigger

HT12E







DATA trigger

HT12A



Note: The address data pins are available in various combinations (refer to the address/data table).

Pin Assignment
**8-Address
4-Data**

**8-Address
4-Data**

**8-Address
4-Address/Data**

**8-Address
4-Address/Data**

Pin Description


Pin Name	I/O	Internal Connection	Description
A0~A7	I	CMOS IN Pull-high (HT12A)	Input pins for address A0~A7 setting These pins can be externally set to VSS or left open
		NMOS TRANSMISSION GATE PROTECTION DIODE (HT12E)	
AD8~AD11	I	NMOS TRANSMISSION GATE PROTECTION DIODE (HT12E)	Input pins for address/data AD8~AD11 setting These pins can be externally set to VSS or left open
D8~D11	I	CMOS IN Pull-high	Input pins for data D8~D11 setting and transmission enable, active low These pins should be externally set to VSS or left open (see Note)
DOUT	O	CMOS OUT	Encoder data serial transmission output
L/MB	I	CMOS IN Pull-high	Latch/Momentary transmission format selection pin: Latch: Floating or VDD Momentary: VSS

Pin Name	I/O	Internal Connection	Description
\overline{TE}	I	CMOS IN Pull-high	Transmission enable, active low (see Note)
OSC1	I	OSCILLATOR 1	Oscillator input pin
OSC2	O	OSCILLATOR 1	Oscillator output pin
X1	I	OSCILLATOR 2	455kHz resonator oscillator input
X2	O	OSCILLATOR 2	455kHz resonator oscillator output
VSS	I	—	Negative power supply, grounds
VDD	I	—	Positive power supply

Note: D8~D11 are all data input and transmission enable pins of the HT12A.

\overline{TE} is a transmission enable pin of the HT12E.

Approximate internal connections



Absolute Maximum Ratings

Supply Voltage (HT12A)	-0.3V to 5.5V	Supply Voltage (HT12E)	-0.3V to 13V
Input Voltage.....	$V_{SS}-0.3$ to $V_{DD}+0.3V$	Storage Temperature.....	-50°C to 125°C
Operating Temperature.....	-20°C to 75°C		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics
HT12A

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.4	3	5	V
I _{STB}	Standby Current	3V	Oscillator stops	—	0.1	1	μA
		5V		—	0.1	1	μA
I _{DD}	Operating Current	3V	No load f _{OSC} =455kHz	—	200	400	μA
		5V		—	400	800	μA
I _{DOUT}	Output Drive Current	5V	V _{OH} =0.9V _{DD} (Source)	-1	-1.6	—	mA
			V _{OL} =0.1V _{DD} (Sink)	2	3.2	—	mA
V _{IH}	"H" Input Voltage	—	—	0.8V _{DD}	—	V _{DD}	V
V _{IL}	"L" Input Voltage	—	—	0	—	0.2V _{DD}	V
R _{DATA}	D8-D11 Pull-high Resistance	5V	V _{DATA} =0V	—	150	300	kΩ

HT12E


Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.4	5	12	V
I _{STB}	Standby Current	3V	Oscillator stops	—	0.1	1	μA
		12V		—	2	4	μA
I _{DD}	Operating Current	3V	No load f _{OSC} =3kHz	—	40	80	μA
		12V		—	150	300	μA
I _{DOUT}	Output Drive Current	5V	V _{OH} =0.9V _{DD} (Source)	-1	-1.6	—	mA
			V _{OL} =0.1V _{DD} (Sink)	1	1.6	—	mA
V _{IH}	"H" Input Voltage	—	—	0.8V _{DD}	—	V _{DD}	V
V _{IL}	"L" Input Voltage	—	—	0	—	0.2V _{DD}	V
f _{OSC}	Oscillator Frequency	5V	R _{OSC} =1.1MΩ	—	3	—	kHz
R _{TE}	TE Pull-high Resistance	5V	V _{TE} =0V	—	1.5	3	MΩ


Functional Description

Operation


The 2¹² series of encoders begin a 4-word transmission cycle upon receipt of a transmission enable (\overline{TE} for the HT12E or D8~D11 for the HT12A, active low). This cycle will repeat itself as long as the transmission enable (\overline{TE} or D8~D11) is held low. Once the transmission enable returns high the encoder output completes its final cycle and then stops as shown below.



Transmission timing for the HT12E



Transmission timing for the HT12A (L/MB=Floating or VDD)




Transmission timing for the HT12A (L/MB=VSS)

Information word

If L/MB=1 the device is in the latch mode (for use with the latch type of data decoders). When the transmission enable is removed during a transmission, the DOUT pin outputs a complete word and then stops. On the other hand, if L/MB=0 the device is in the momentary mode (for use with the momentary type of data decoders). When the transmission enable is removed during a transmission, the DOUT outputs a complete word and then adds 7 words all with the "1" data code.


An information word consists of 4 periods as illustrated below.




Composition of information

Address/data waveform

Each programmable address/data pin can be externally set to one of the following two logic states as shown below.



Address/Data bit waveform for the HT12E



Address/Data bit waveform for the HT12A

The address/data bits of the HT12A are transmitted with a 38kHz carrier for infrared remote controller flexibility.


Address/data programming (preset)

The status of each address/data pin can be individually pre-set to logic "high" or "low". If a transmission-enable signal is applied, the encoder scans and transmits the status of the 12 bits of address/data serially in the order A0 to AD11 for the HT12E encoder and A0 to D11 for the HT12A encoder.

During information transmission these bits are transmitted with a preceding synchronization bit. If the trigger signal is not applied, the chip enters the standby mode and consumes a reduced current of less than 1μA for a supply voltage of 5V.

Usual applications preset the address pins with individual security codes using DIP switches or PCB wiring, while the data is selected by push buttons or electronic switches.

The following figure shows an application using the HT12E:



The transmitted information is as shown:

Pilot & Sync.	A0	A1	A2	A3	A4	A5	A6	A7	AD8	AD9	AD10	AD11
	1	0	1	0	0	0	1	1	1	1	1	0

Address/Data sequence

The following provides the address/data sequence table for various models of the 2¹² series of encoders. The correct device should be selected according to the individual address and data requirements.

Part No.	Address/Data Bits											
	0	1	2	3	4	5	6	7	8	9	10	11
HT12A	A0	A1	A2	A3	A4	A5	A6	A7	D8	D9	D10	D11
HT12E	A0	A1	A2	A3	A4	A5	A6	A7	AD8	AD9	AD10	AD11


Transmission enable

For the HT12E encoders, transmission is enabled by applying a low signal to the \overline{TE} pin. For the HT12A encoders, transmission is enabled by applying a low signal to one of the data pins D8~D11.


Two erroneous HT12E application circuits

The HT12E must follow closely the application circuits provided by Holtek (see the "Application circuits").

- Error: AD8~AD11 pins input voltage > V_{DD}+0.3V




- Error: The IC's power source is activated by pins AD8-AD11




Flowchart

- HT12A




- HT12E




Note: D8-D11 are transmission enables of the HT12A.
 \overline{TE} is the transmission enable of the HT12E.

Oscillator frequency vs supply voltage



The recommended oscillator frequency is $f_{OSCD} \text{ (decoder)} \cong 50 f_{OSCE} \text{ (HT12E encoder)}$
 $\cong \frac{1}{3} f_{OSCE} \text{ (HT12A encoder)}$

Application Circuits



Note: Typical infrared diode: EL-1L2 (KODENSHI CORP.)
 Typical RF transmitter: JR-220 (JUWA CORP.)

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999

Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635

Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288

Fax: 852-2-742-8657

Holtek Semiconductor (Shanghai) Ltd.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China

Tel: 021-6485-5560

Fax: 021-6485-0313

Holmate Technology Corp.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539

Tel: 510-252-9880

Fax: 510-252-9885

Copyright © 2000 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.

Features

- Operating voltage: 2.4V~12V
- Low power and high noise immunity CMOS technology
- Low standby current
- Capable of decoding 12 bits of information
- Pair with Holtek's 2¹² series of encoders
- Binary address setting
- Received codes are checked 3 times
- Address/Data number combination
 - HT12D: 8 address bits and 4 data bits
 - HT12F: 12 address bits only
- Built-in oscillator needs only 5% resistor
- Valid transmission indicator
- Easy interface with an RF or an infrared transmission medium
- Minimal external components

Applications

- Burglar alarm system
- Smoke and fire alarm system
- Garage door controllers
- Car door controllers
- Car alarm system
- Security system
- Cordless telephones
- Other remote control systems

General Description

The 2¹² decoders are a series of CMOS LSIs for remote control system applications. They are paired with Holtek's 2¹² series of encoders (refer to the encoder/decoder cross reference table). For proper operation, a pair of encoder/decoder with the same number of addresses and data format should be chosen.

The decoders receive serial addresses and data from a programmed 2¹² series of encoders that are transmitted by a carrier using an RF or an IR transmission medium. They compare the serial input data three times continuously with

their local addresses. If no error or unmatched codes are found, the input data codes are decoded and then transferred to the output pins. The VT pin also goes high to indicate a valid transmission.

The 2¹² series of decoders are capable of decoding informations that consist of N bits of address and 12-N bits of data. Of this series, the HT12D is arranged to provide 8 address bits and 4 data bits, and HT12F is used to decode 12 bits of address information.


Selection Table

Part No.	Function Address No.	Data		VT	Oscillator	Trigger	Package
		No.	Type				
HT12D	8	4	L	√	RC oscillator	DIN active "Hi"	18 DIP/20 SOP
HT12F	12	0	—	√	RC oscillator	DIN active "Hi"	18 DIP/20 SOP

Notes: Data type: L stands for latch type data output.


VT can be used as a momentary data output.

Block Diagram



Note: The address/data pins are available in various combinations (see the address/data table).


Pin Assignment



Pin Description

Pin Name	I/O	Internal Connection	Description
A0-A11	I	NMOS TRANSMISSION GATE	Input pins for address A0~A11 setting They can be externally set to VDD or VSS.
D8-D11	O	CMOS OUT	Output data pins
DIN	I	CMOS IN	Serial data input pin
VT	O	CMOS OUT	Valid transmission, active high
OSC1	I	OSCILLATOR	Oscillator input pin
OSC2	O	OSCILLATOR	Oscillator output pin
VSS	I	—	Negative power supply (GND)
VDD	I	—	Positive power supply

Approximate internal connection circuits



Absolute Maximum Ratings

Supply Voltage.....-0.3V to 13V Storage Temperature.....-50°C to 125°C
 Input Voltage.....V_{SS}-0.3 to V_{DD}+0.3V Operating Temperature-20°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.4	5	12	V
I _{STB}	Standby Current	5V	Oscillator stops	—	0.1	1	μA
		12V		—	2	4	μA
I _{DD}	Operating Current	5V	No load f _{OSC} =150kHz	—	200	400	μA
I _O	Data Output Source Current (D8-D11)	5V	V _{OH} =4.5V	-1	-1.6	—	mA
	Data Output Sink Current (D8-D11)	5V	V _{OL} =0.5V	1	1.6	—	mA
I _{VT}	VT Output Source Current	5V	V _{OH} =4.5V	-1	-1.6	—	mA
	VT Output Sink Current		V _{OL} =0.5V	1	1.6	—	mA
V _{IH}	"H" Input Voltage	5V	—	3.5	—	5	V
V _{IL}	"L" Input Voltage	5V	—	0	—	1	V
f _{OSC}	Oscillator Frequency	5V	R _{OSC} =51kΩ	—	150	—	kHz

Functional Description

Operation

The 2¹² series of decoders provides various combinations of addresses and data pins in different packages so as to pair with the 2¹² series of encoders.

The decoders receive data that are transmitted by an encoder and interpret the first N bits of code period as addresses and the last 12-N bits as data, where N is the address code number. A signal on the DIN pin activates the oscillator which in turn decodes the incoming address and data. The decoders will then check the received address three times continuously. If the received address codes all match the contents of the decoder's local address, the 12-N bits of data are decoded to activate the output pins and the VT pin is set high to indicate a valid transmission. This will last unless the address code is incorrect or no signal is received.

The output of the VT pin is high only when the transmission is valid. Otherwise it is always low.


Output type

Of the 2¹² series of decoders, the HT12F has no data output pin but its VT pin can be used as a momentary data output. The HT12D, on the other hand, provides 4 latch type data pins whose data remain unchanged until new data are received.


Part No.	Data Pins	Address Pins	Output Type	Operating Voltage
HT12D	4	8	Latch	2.4V-12V
HT12F	0	12	—	2.4V-12V

Flowchart

The oscillator is disabled in the standby state and activated when a logic "high" signal applies to the DIN pin. That is to say, the DIN should be kept low if there is no signal input.



Decoder timing



Encoder/Decoder cross reference table


Decoders Part No.	Data Pins	Address Pins	VT	Pair Encoder	Package			
					Encoder		Decoder	
					DIP	SOP	DIP	SOP
HT12D	4	8	√	HT12A	18	20	18	20
				HT12E	18	20		
HT12F	0	12	√	HT12A	18	20	18	20
				HT12E	18	20		

Address/Data sequence

The following table provides address/data sequence for various models of the 2¹² series of decoders. A correct device should be chosen according to the requirements of the individual addresses and data.



Part No.	Address/Data Bits											
	0	1	2	3	4	5	6	7	8	9	10	11
HT12D	A0	A1	A2	A3	A4	A5	A6	A7	D8	D9	D10	D11
HT12F	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11

Oscillator frequency vs supply voltage



The recommended oscillator frequency is $f_{OSCD}(\text{decoder}) \cong 50 f_{OSCE}(\text{HT12E encoder})$
 $\cong \frac{1}{3} f_{OSCE}(\text{HT12A encoder})$.

Application Circuits



Notes: Typical infrared receiver: PIC-12043T/PIC-12043S (KODESHI CORP.)
or LTM9052 (LITEON CORP.)

Typical RF receiver: JR-200 (JUWA CORP.)
RE-99 (MING MICROSYSTEM, U.S.A.)

Holtek Semiconductor Inc. (Headquarters)

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999

Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635

Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288

Fax: 852-2-742-8657

Holtek Semiconductor (Shanghai) Ltd.

7th Floor, Building 2, No.889, Yi Shan Road, Shanghai, China

Tel:021-6485-5560

Fax:021-6485-0313

Holmate Technology Corp.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539

Tel: 510-252-9880

Fax: 510-252-9885

Copyright © 1999 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.

GP1A30R

OPIC Photointerrupter with Encoder Function

■ Features

1. 2-phase (A, B) digital output
2. Possible to use plastic disk
3. High sensing accuracy
(Disk slit pitch : 0.7mm)
4. TTL compatible output
5. Compact and light

■ Applications

1. Electronic typewriters, printers
2. Numerical control machines

■ Absolute Maximum Ratings (Ta = 25°C)

Parameter	Symbol	Rating	Unit	
Input	Forward current	I_F	65	mA
	*1 Peak forward current	I_{FM}	1	A
	Reverse voltage	V_R	6	V
	Power dissipation	P	100	mW
Output	Supply voltage	V_{CC}	7	V
	Low level output current	I_{OL}	20	mA
	Power dissipation	P_O	250	mW
Operating temperature	T_{opr}	0 to +70	°C	
Storage temperature	T_{stg}	-40 to +80	°C	
*2 Soldering temperature	T_{sol}	260	°C	

*1 Pulse width $\leq 100 \mu s$, Duty ratio = 0.01

*2 For 5 seconds

■ Electro-optical Characteristics

(Unless otherwise specified, Ta = 0 to +70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input	Forward voltage	$T_a = 25^\circ C, I_F = 30mA$	-	1.2	1.5	V
	Reverse current	$T_a = 25^\circ C, V_R = 3V$	-	-	10	μA
Output	Operating supply voltage		4.5	5.0	5.5	V
	High level output voltage	³ $V_{CC} = 5V, I_F = 30mA$	2.4	4.9	-	V
	Low level output voltage	³ $I_{OL} = 8mA, V_{CC} = 5V, I_F = 30mA$	-	0.1	0.4	V
	Supply current	³ ⁴ $I_F = 30mA, V_{CC} = 5V$	-	5	20	mA
Transfer characteristics	Duty ratio	⁵ D_A	20	50	80	%
		⁵ D_B	20	50	80	%
	Response frequency	³ $V_{CC} = 5V, I_F = 30mA$	-	-	5	kHz


*3 Measured under the condition shown in Measurement Conditions.

*4 In the condition that output A and B are low level.

*5

$$D_A = \frac{t_{AH}}{t_{AP}} \times 100, \quad D_B = \frac{t_{BH}}{t_{BP}} \times 100$$


■ Outline Dimensions (Unit : mm)



** OPIC™ (Optical IC) is a trademark of the SHARP Corporation. An OPIC consists of a light-detecting element and signal-processing circuit integrated onto a single chip.

* In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that occur in equipment using any of SHARP's devices, shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest version of the device specification sheets before using any SHARP's device.*

■ Output Waveforms



Rotational direction: Counterclockwise when seen from OPIC light detector

Fig. 1 Forward Current vs. Ambient Temperature




Fig. 2 Output Power Dissipation vs. Ambient Temperature




Fig. 3 Duty Ratio vs. Frequency




Fig. 4 Phase Difference vs. Frequency




Fig. 5 Duty Ratio vs. Ambient Temperature




Fig. 6 Phase Difference vs. Ambient Temperature




Fig. 7 Duty Ratio vs. Distance (X direction)




Fig. 8 Phase Difference vs. Distance (X direction)




Fig. 9 Duty Ratio vs. Distance (Y direction)




Fig. 10 Phase Difference vs. Distance (Y direction)




Fig.11 Duty Ratio vs. Distance (Z direction)






Fig.12 Phase Difference vs. Distance (Z direction)



■ Measurement Conditions



<Basic Design>

R_0 (distance between the disk center and half point of a slit),
 P (slit pitch), S_1 and S_2 (installing position of photointerrupter) will be provided by the following equations.
 Slit pitch : P (slit center)

$$R_0 = \frac{N}{120} \times 13.45 \text{ (mm)}$$


N: number of slits

$$P = \frac{2 \times P \times R_0}{N} \text{ (mm)}$$

$$S_1 = R_0 - 1.765 \text{ (mm)}, S_2 = S_1 + 6.7 \text{ (mm)}$$

Note) When the number of slits is changed, values in parenthesis are also changed according to the number.

Enlarged drawing of A portion
Slit pitch : P



(Ex.) In the case of
 $N = 200P/R$

$$R_0 = \frac{200}{120} \times 13.45 \text{ (mm)}$$

$$= 22.42 \text{ mm}$$

$$P = \frac{2 \times P \times 22.42}{200} \text{ (mm)}$$

$$= 0.704 \text{ mm}$$

$$S_1 = 22.42 - 1.765$$

$$= 20.655 \text{ mm}$$

$$S_2 = 20.655 + 6.7$$

$$= 27.355 \text{ mm}$$

■ Precautions for Use

- (1) This module is designed to be operated at $I_F = 30mA$ TYP.
- (2) Fixing torque : MAX. 0.6Nm (6kgf · cm)
- (3) In order to stabilize power supply line, connect a by-pass capacitor of more than 0.01μF between Vcc and GND near the device.
- (4) As for other general cautions, refer to the chapter "Precautions for Use".

LM78XX Series Voltage Regulators

General Description

The LM78XX series of three terminal regulators is available with several fixed output voltages making them useful in a wide range of applications. One of these is local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow these regulators to be used in logic systems, instrumentation, HiFi, and other solid state electronic equipment. Although designed primarily as fixed voltage regulators these devices can be used with external components to obtain adjustable voltages and currents.

The LM78XX series is available in an aluminum TO-3 package which will allow over 1.0A load current if adequate heat sinking is provided. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over preventing the IC from overheating.

Considerable effort was expended to make the LM78XX series of regulators easy to use and minimize the number

of external components. It is not necessary to bypass the output, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply.

For output voltage other than 5V, 12V and 15V the LM117 series provides an output voltage range from 1.2V to 57V.


Features

- Output current in excess of 1A
- Internal thermal overload protection
- No external components required
- Output transistor safe area protection
- Internal short circuit current limit
- Available in the aluminum TO-3 package


Voltage Range

LM7805C	5V
LM7812C	12V
LM7815C	15V

Schematic and Connection Diagrams




TL/H/7746-1



TL/H/7746-2

Bottom View

Order Number LM7805CK,
LM7812CK or LM7815CK
See NS Package Number KC02A



TL/H/7746-3

Top View

Order Number LM7805CT,
LM7812CT or LM7815CT
See NS Package Number T03B

Absolute Maximum Ratings

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage ($V_O = 5V, 12V$ and $15V$) 35V
 Internal Power Dissipation (Note 1) Internally Limited
 Operating Temperature Range (T_A) 0°C to $+70^\circ\text{C}$

Maximum Junction Temperature
 (K Package) 150°C
 (T Package) 150°C
 Storage Temperature Range 65°C to $+150^\circ\text{C}$
 Lead Temperature (Soldering, 10 sec.)
 TO-3 Package K 300°C
 TO-220 Package T 230°C

Electrical Characteristics LM78XXC (Note 2) $0^\circ\text{C} \leq T_j \leq 125^\circ\text{C}$ unless otherwise noted.


Output Voltage			5V			12V			15V			Units	
Input Voltage (unless otherwise noted)			10V			19V			23V				
Symbol	Parameter	Conditions	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
V_O	Output Voltage	$T_j = 25^\circ\text{C}, 5\text{ mA} \leq I_O \leq 1\text{ A}$	4.8	5	5.2	11.5	12	12.5	14.4	15	15.6	V	
		$P_D \leq 15\text{ W}, 5\text{ mA} \leq I_O \leq 1\text{ A}$	4.75		5.25	11.4		12.6	14.25		15.75	V	
		$V_{\text{MIN}} \leq V_{\text{IN}} \leq V_{\text{MAX}}$	(7.5 $\leq V_{\text{IN}} \leq 20$)			(14.5 $\leq V_{\text{IN}} \leq 27$)			(17.5 $\leq V_{\text{IN}} \leq 30$)			V	
ΔV_O	Line Regulation	$I_O = 500\text{ mA}, T_j = 25^\circ\text{C}$	ΔV_{IN}		3	50	4	120	4	150		mV	
			ΔV_{IN}		(7 $\leq V_{\text{IN}} \leq 25$)		(14.5 $\leq V_{\text{IN}} \leq 30$)		(17.5 $\leq V_{\text{IN}} \leq 30$)			V	
			ΔV_{IN}		(8 $\leq V_{\text{IN}} \leq 20$)		(15 $\leq V_{\text{IN}} \leq 27$)		(18.5 $\leq V_{\text{IN}} \leq 30$)			V	
		$I_O \leq 1\text{ A}$	ΔV_{IN}			50		120		150			mV
			ΔV_{IN}		(7.5 $\leq V_{\text{IN}} \leq 20$)		(14.6 $\leq V_{\text{IN}} \leq 27$)		(17.7 $\leq V_{\text{IN}} \leq 30$)				V
			ΔV_{IN}		(8 $\leq V_{\text{IN}} \leq 12$)		(16 $\leq V_{\text{IN}} \leq 22$)		(20 $\leq V_{\text{IN}} \leq 26$)				V
ΔV_O	Load Regulation	$T_j = 25^\circ\text{C}$	$5\text{ mA} \leq I_O \leq 1.5\text{ A}$		10	50	12	120	12	150		mV	
			$250\text{ mA} \leq I_O \leq 750\text{ mA}$			25		60		75		mV	
		$5\text{ mA} \leq I_O \leq 1\text{ A}, 0^\circ\text{C} \leq T_j \leq +125^\circ\text{C}$			50		120		150			mV	
I_O	Quiescent Current	$I_O \leq 1\text{ A}$	$T_j = 25^\circ\text{C}$		8		8		8			mA	
			$0^\circ\text{C} \leq T_j \leq +125^\circ\text{C}$			8.5		8.5		8.5			mA
ΔI_O	Quiescent Current Change	$5\text{ mA} \leq I_O \leq 1\text{ A}$	$T_j = 25^\circ\text{C}, I_O < 1\text{ A}$		0.5		0.5		0.5			mA	
			$V_{\text{MIN}} \leq V_{\text{IN}} \leq V_{\text{MAX}}$		(7.5 $\leq V_{\text{IN}} \leq 20$)		(14.8 $\leq V_{\text{IN}} \leq 27$)		(17.9 $\leq V_{\text{IN}} \leq 30$)			V	
		$I_O \leq 500\text{ mA}, 0^\circ\text{C} \leq T_j \leq +125^\circ\text{C}$			1.0		1.0		1.0			mA	
V_N	Output Noise Voltage	$T_A = 25^\circ\text{C}, 10\text{ Hz} \leq f \leq 100\text{ kHz}$			40		70		90			μV	
$\frac{\Delta V_{\text{IN}}}{\Delta V_{\text{OUT}}}$	Ripple Rejection	$f = 120\text{ Hz}$	$I_O \leq 1\text{ A}, T_j = 25^\circ\text{C}$ or $I_O \leq 500\text{ mA}$		62	70	55	72	54	70		dB	
			$0^\circ\text{C} \leq T_j \leq +125^\circ\text{C}$										
			$V_{\text{MIN}} \leq V_{\text{IN}} \leq V_{\text{MAX}}$		(8 $\leq V_{\text{IN}} \leq 18$)		(15 $\leq V_{\text{IN}} \leq 25$)		(18.5 $\leq V_{\text{IN}} \leq 28.5$)				V
R_O	Dropout Voltage	$T_j = 25^\circ\text{C}, I_{\text{OUT}} = 1\text{ A}$			2.0		2.0		2.0			V	
	Output Resistance	$f = 1\text{ kHz}$			8		18		19			m Ω	
	Short-Circuit Current	$T_j = 25^\circ\text{C}$			2.1		1.5		1.2			A	
	Peak Output Current	$T_j = 25^\circ\text{C}$			2.4		2.4		2.4			A	
	Average TC of V_{OUT}	$0^\circ\text{C} \leq T_j \leq +125^\circ\text{C}, I_O = 5\text{ mA}$			0.6		1.5		1.8			mV/ $^\circ\text{C}$	
V_{IN}	Input Voltage Required to Maintain Line Regulation	$T_j = 25^\circ\text{C}, I_O \leq 1\text{ A}$			7.5		14.6		17.7			V	

Note 1: Thermal resistance of the TO-3 package (K, RO) is typically 4°C/W junction to case and 35°C/W case to ambient. Thermal resistance of the TO-220 package (T) is typically 4°C/W junction to case and 50°C/W case to ambient.


Note 2: All characteristics are measured with capacitor across the input of $0.22\text{ }\mu\text{F}$, and a capacitor across the output of $0.1\text{ }\mu\text{F}$. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ($t_w < 10\text{ ms}$, duty cycle $< 5\%$). Output voltage changes due to changes in internal temperature must be taken into account separately.

Typical Performance Characteristics


Maximum Average Power Dissipation




Maximum Average Power Dissipation




Peak Output Current




Output Voltage (Normalized to 1V at $T_j = 25^\circ\text{C}$)




Ripple Rejection




Ripple Rejection




Output Impedance




Dropout Voltage




Dropout Characteristics





Quiescent Current



Quiescent Current




Physical Dimensions inches (millimeters)



KC02A (REV C)

Aluminum Metal Can Package (KC)
 Order Number LM7805CK, LM7812CK or LM7815CK
 NS Package Number KC02A

Physical Dimensions inches (millimeters) (Continued)




TO-220 Package (T)
Order Number LM7805CT, LM7812CT or LM7815CT
NS Package Number T03B

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 <p>National Semiconductor Corporation 1111 West Garden Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7016</p>	<p>National Semiconductor Europe Fax: (+49) 0-180-530 85 66 Email: crwusa@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 83 56 Italiano Tel: (+49) 0-180-594 16 80</p>	<p>National Semiconductor Hong Kong Ltd. 18th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2738-0060</p>	<p>National Semiconductor Japan Ltd. Tel: 81-043-296-2309 Fax: 81-043-296-2408</p>
--	--	---	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

BD135/137/139

Medium Power Linear and Switching Applications

- Complement to BD136, BD138 and BD140 respectively

1 TO-126
1. Emitter 2. Collector 3. Base

NPN Epitaxial Silicon Transistor

Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Value	Units
V_{CBO}	Collector-Base Voltage	: BD135	45
		: BD137	60
		: BD139	80
V_{CEO}	Collector-Emitter Voltage	: BD135	45
		: BD137	60
		: BD139	80
V_{EBO}	Emitter-Base Voltage	5	V
I_C	Collector Current (DC)	1.5	A
I_{CP}	Collector Current (Pulse)	3.0	A
I_B	Base Current	0.5	A
P_C	Collector Dissipation ($T_C=25^\circ\text{C}$)	12.5	W
P_C	Collector Dissipation ($T_a=25^\circ\text{C}$)	1.25	W
T_J	Junction Temperature	150	$^\circ\text{C}$
T_{STG}	Storage Temperature	-55 ~ 150	$^\circ\text{C}$

Electrical Characteristics $T_C=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units	
$V_{CE0(sus)}$	Collector-Emitter Sustaining Voltage	$I_C = 30\text{mA}, I_B = 0$	45			V	
			60			V	
			80			V	
I_{CBO}	Collector Cut-off Current	$V_{CB} = 30\text{V}, I_E = 0$			0.1	μA	
I_{EBO}	Emitter Cut-off Current	$V_{EB} = 5\text{V}, I_C = 0$			10	μA	
h_{FE1}	DC Current Gain	$V_{CE} = 2\text{V}, I_C = 5\text{mA}$	25				
h_{FE2}			25				
h_{FE3}			: BD135	40		250	
			: BD137, BD139	40		160	
$V_{CE(sat)}$	Collector-Emitter Saturation Voltage	$I_C = 500\text{mA}, I_B = 50\text{mA}$			0.5	V	
$V_{BE(on)}$	Base-Emitter ON Voltage	$V_{CE} = 2\text{V}, I_C = 0.5\text{A}$			1	V	

h_{FE} Classification

Classification	6	10	15
h_{FE3}	40 ~ 100	63 ~ 160	100 ~ 250

Typical Characteristics




Figure 1. DC current Gain




Figure 2. Collector-Emitter Saturation Voltage




Figure 3. Base-Emitter Voltage




Figure 4. Safe Operating Area





Figure 5. Power Derating

Package Dimensions

TO-126

BD135137/139



Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE ^x ™	HiSeC™	SuperSOT™-8
Bottomless™	ISOPLANAR™	SyncFET™
CoolFET™	MICROWIRE™	TinyLogic™
CROSSVOLT™	POP™	UHC™
E ² CMOS™	PowerTrench®	VCX™
FACT™	QFET™	
FACT Quiet Series™	QS™	
FAST®	Quiet Series™	
FASTr™	SuperSOT™-3	
GTO™	SuperSOT™-6	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

BIODATA

BIODATA

Nama : Jeffry Irawan
NRP : 5103000014
Tempat / Tanggal Lahir : Surabaya, 20 Mei 1982
Alamat : Jl. Sutorejo Prima Indah
PR-12, Surabaya
Agama : Budha

Riwayat Pendidikan :

- SD Katolik "St. Xaverius II" Surabaya (1988–1994)
- SMP Katolik "AC I" Surabaya (1994-1997)
- SMA Katolik "Stella Maris" Surabaya (1997-2000)
- Universitas Katolik Widya Mandala Surabaya (2000-2005)